A29002 AMIC Technology, A29002 Datasheet

no-image

A29002

Manufacturer Part Number
A29002
Description
256K X 8 Bit CMOS 5.0 Volt-only/ Boot Sector Flash Memory
Manufacturer
AMIC Technology
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
A290021T-70
Manufacturer:
AMIC
Quantity:
4 300
Part Number:
A290021T-70
Manufacturer:
AMIC
Quantity:
4 300
Part Number:
A290021T-70
Manufacturer:
HIT
Quantity:
6 100
Part Number:
A290021T-70
Manufacturer:
AMIC
Quantity:
20 000
Part Number:
A290021TL-70
Manufacturer:
SIS
Quantity:
58
Part Number:
A290021TL-70
Manufacturer:
AMIC
Quantity:
20 000
Part Number:
A290021TL-70F
Manufacturer:
AMIC
Quantity:
126
Part Number:
A290021TL-70F
Manufacturer:
AMIC
Quantity:
1 000
Part Number:
A290021TL-70F
Manufacturer:
AMIC
Quantity:
20 000
Part Number:
A290021UV-70
Manufacturer:
AMIC
Quantity:
20 000
Part Number:
A29002TL-70
Manufacturer:
AMIC
Quantity:
1 000
Part Number:
A29002TL-70
Manufacturer:
AMIC
Quantity:
20 000
General Description
The A29002 is a 5.0 volt-only Flash memory organized as
262,144 bytes of 8 bits each. The A29002 offers the
function, but it is not available on A290021. The 256 Kbytes
of data are further divided into seven sectors for flexible
sector erase capability. The 8 bits of data appear on I/O
I/O
is offered in 32-pin PLCC, TSOP, and PDIP packages. This
device is designed to be programmed in-system with the
standard system 5.0 volt VCC supply. Additional 12.0 volt
VPP is not required for in-system write or erase operations.
However, the A29002 can also be programmed in standard
EPROM programmers.
The A29002 has the first toggle bit, I/O
whether an Embedded Program or Erase is in progress, or it
is in the Erase Suspend. Besides the I/O
A29002 has a second toggle bit, I/O
addressed sector is being selected for erase. The A29002
also offers the ability to program in the Erase Suspend mode.
The standard A29002 offers access times of 55, 70, 90, 120,
and 150 ns, allowing high-speed microprocessors to operate
without wait states. To eliminate bus contention the device
has separate chip enable (
output enable (
Features
n 5.0V
n Access times:
n Current:
n Flexible sector architecture
n Top or bottom boot block configurations available
n Embedded Erase Algorithms
(February, 2002, Version 1.0)
7
- 16 Kbyte/ 8 KbyteX2/ 32 Kbyte/ 64 KbyteX3 sectors
- Any combination of sectors can be erased
- Supports full chip erase
- Sector protection:
- 55/70/90/120/150 (max.)
- 20 mA typical active read current
- 30 mA typical program/erase current
- 1 A typical CMOS standby
- Embedded Erase algorithm will automatically erase
- Embedded Program algorithm automatically writes
while the addresses are input on A0 to A17. The A29002
A hardware method of protecting sectors to prevent
any inadvertent program or erase operations within
that sector
the entire chip or any combination of designated
sectors and verify the erased sectors
and verifies bytes at specified addresses
10% for read and write operations
OE
) controls.
CE
), write enable ( WE ) and
2
, to indicate whether the
6
, which indicates
6
toggle bit, the
RESET
0
-
1
The device requires only a single 5.0 volt power supply for both
read and write functions. Internally generated and regulated
voltages are provided for the program and erase operations.
The A29002 is entirely software command set compatible with
the JEDEC single-power-supply Flash standard. Commands
are
microprocessor write timings. Register contents serve as input
to an internal state-machine that controls the erase and
programming circuitry. Write cycles also internally latch
addresses and data needed for the programming and erase
operations. Reading data out of the device is similar to reading
from other Flash or EPROM devices.
Device programming occurs by writing the proper program
command sequence. This initiates the Embedded Program
algorithm - an internal algorithm that automatically times the
program pulse widths and verifies proper program margin.
Device erasure occurs by executing the proper erase command
sequence. This initiates the Embedded Erase algorithm - an
internal algorithm that automatically preprograms the array (if it
is not already programmed) before executing the erase
operation. During erase, the device automatically times the
erase pulse widths and verifies proper erase margin.
n Typical 100,000 program/erase cycles per sector
n 20-year data retention at 125 C
n Compatible with JEDEC-standards
n
n Erase Suspend/Erase Resume
n Hardware reset pin (
n Package options
256K X 8 Bit CMOS 5.0 Volt-only,
- Reliable operation for the life of the system
- Pinout and software compatible with single-power-
- Superior inadvertent write protection
- Provides a software method of detecting completion
- Suspends a sector erase operation to read data
- Hardware method to reset the device to reading array
- 32-pin P-DIP, PLCC, or TSOP (Forward type)
Data
written
supply Flash memory standard
data (not available on A290021)
of program or erase operations
from, or program data to, a non-erasing sector, then
resumes the erase operation
A29002/A290021 Series
Polling and toggle bits
Boot Sector Flash Memory
to
the
command
RESET
AMIC Technology, Inc.
)
register
using
standard

Related parts for A29002

Related keywords