ML4826CP-1 Micro Linear, ML4826CP-1 Datasheet - Page 12

no-image

ML4826CP-1

Manufacturer Part Number
ML4826CP-1
Description
PFC and Dual Output PWM Controller Combo
Manufacturer
Micro Linear
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ML4826CP-1
Manufacturer:
ML
Quantity:
672
ML4826
FUNCTIONAL DESCRIPTION
current source. The circuit guarantees that the maximum
operating current is available at all times and minimizes
the worst case power dissipation in the IC.
Other methods such as a simple series resistor are
possible, but can very easily lead to excessive I
in the ML4826. Figures 6 and 7 show other possible
methods for feeding V
LEADING/TRAILING MODULATION
Conventional Pulse Width Modulation (PWM) techniques
employ trailing edge modulation in which the switch will
turn on right after the trailing edge of the system clock. The
error amplifier output voltage is then compared with the
modulating ramp. When the modulating ramp reaches the
level of the error amplifier output voltage, the switch will
be turned OFF. When the switch is ON, the inductor
current will ramp up. The effective duty cycle of the
12
T1
Figure 5. V
22k
2N2222
Q1
ML4826
CC
.
RTN
V
CC
CC
MJE200
Q2
Bias Circuitry
18
20V
1 F
RECTIFIED
V
AC
1500 F
39k
(Continued)
CC
DRIVE
GATE
current
trailing edge modulation is determined during the ON
time of the switch. Figure 4 shows a typical trailing edge
control scheme.
In the case of leading edge modulation, the switch is
turned OFF right at the leading edge of the system clock.
When the modulating ramp reaches the level of the error
amplifier output voltage, the switch will be turned ON.
The effective duty-cycle of the leading edge modulation is
determined during the OFF time of the switch. Figure 5
shows a leading edge control scheme.
One of the advantages of this control technique is that it
requires only one system clock. Switch 1 (SW1) turns off
and switch 2 (SW2) turns on at the same instant to
minimize the momentary “no-load” period, thus lowering
ripple voltage generated by the switching action. With
such synchronized switching, the ripple voltage of the first
stage is reduced. Calculation and evaluation have shown
that the 120Hz component of the PFC’s output ripple
voltage can be reduced by as much as 30% using this
method.
V
ML4826
BIAS
V
RTN
V
BIAS
CC
Figure 6.
Figure 7.
ML4826
RTN
V
CC
1 F

Related parts for ML4826CP-1