ADUC844 Analog Devices, ADUC844 Datasheet - Page 11

no-image

ADUC844

Manufacturer Part Number
ADUC844
Description
MicroConverter/ Dual 16-Bit/24-Bit ADCs with Embedded 62kB FLASH MCU
Manufacturer
Analog Devices
Datasheet
*I = Input, O = Output, S = Supply.
REV. PrB
52-MQFP
43 à 46
49 à 52
Pin No:
41
42
46 à 49
52 à 55
Pin No:
56-CSP
44
45
PRELIMINARY TECHNICAL DATA
P0.0 à P0.7
Mnemonic
PSEN
ALE
Pin
Type*
I/O
Description
Program Store Enable, Logic Output. This output is a control signal that
enables the external program memory to the bus during external fetch
operations. It is active every six oscillator periods except during external data
memory accesses. This pin remains high during internal program execution.
PSEN can also be used to enable serial download mode when pulled low
through a resistor at the end of an external RESET assertion or as part of a
device power cycle.
Address Latch Enable, Logic Output. This output is used to latch the low byte
(and page byte for 24-bit data address space accesses) of the address to
external memory during external code or data memory access cycles. It is
activated every six oscillator periods except during an external data memory
access. It can be disabled by setting the PCON.4 bit in the PCON SFR.
P0.0–P0.7, these pins are part of Port0 which is an 8-bit open-drain
bidirectional I/O port. Port 0 pins that have 1s written to them float and in that
state can be used as high impedance inputs. An external pull-up resistor will
be required on P0 outputs to force a valid logic high level externally. Port 0 is
also the multiplexed low-order address and data bus during accesses to
external program or data memory. In this application it uses strong internal
pull-ups when emitting 1s.
-11-
ADuC844

Related parts for ADUC844