ADUC702X Analog Devices, ADUC702X Datasheet - Page 12

• Manufacturer Part Number: ADUC702X
• Description: Precision Analog Microcontroller 12-bit Analog I/O/ ARM7TDMI MCU
• Manufacturer: Analog Devices

ADuC702x Series
PIN FUNCTION DESCRIPTIONS – ADUC7024/ADUC7025
Table 4. Pin Function Descriptions
Pin#
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
1
2
3
4
5
6
7
8
9
Mnemonic
ADC4
ADC5
ADC6
ADC7
ADC8
ADC9
GND
ADCNEG
DAC0**/ADC12
DAC1**/ADC13
TMS
TDI
P4.6/PLAO[14]
P4.7/PLAO[15]
BM/P0.0/CMP
P0.6/T1/MRST/PLAO[3]
TCK
TDO
IOGND
IOV
LV
DGND
P3.0/PWM0
P3.1/PWM0
P3.2/PWM1
P3.3/PWM1
P0.3/TRST/ADC
RST
P3.4/PWM2
P3.5/PWM2
DD
DD
REF
H
L
H
L
H
L
/PLAI[9]
/PLAI[11]
/PLAI[13]
/PLAI[8]
/PLAI[10]
/PLAI[12]
OUT
BUSY
/PLAI[7]
Type
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
I/O
O
O
S
S
S
S
S
I
I
I
I
I
I
I
I
I
I
I
*
Rev. PrB | Page 12 of 80
Function
Single-ended or differential Analog input 4
Single-ended or differential Analog input 5
Single-ended or differential Analog input 6
Single-ended or differential Analog input 7
Single-ended or differential Analog input 8
Single-ended or differential Analog input 9
Ground voltage reference for the ADC. For optimal performance the analog
power supply should be separated from IOGND and DGND
Bias point or Negative Analog Input of the ADC in pseudo differential mode.
Must be connected to the ground of the signal to convert. This bias point
must be between 0V and 1V
DAC0 Voltage Output / Single-ended or differential Analog input 12
DAC1 Voltage Output / Single-ended or differential Analog input 13
JTAG Test Port Input - Test Mode Select. Debug and download access
JTAG Test Port Input – Test Data In. Debug and download access
General Purpose Input-Output Port 4.6/ Programmable Logic Array Output
Element 14
General Purpose Input-Output Port 4.7/ Programmable Logic Array Output
Element 15
Multifunction I/O pin:
Boot Mode. The ADuC7024/ADuC7025 will enter download mode if BM is low
at reset and will execute code if BM is pulled high at reset through a 1kOhm
resistor/ General Purpose Input-Output Port 0.0 / Voltage Comparator
Output/ Programmable Logic Array Input Element 7
Multifunction pin: driven low after reset
General Purpose Output Port 0.6 / Timer 1 Input / Power on reset output /
Programmable Logic Array Output Element 3
JTAG Test Port Input - Test Clock. Debug and download access
JTAG Test Port Output - Test Data Out. Debug and download access
Ground for GPIO. Typically connected to DGND
3.3V Supply for GPIO and input of the on-chip voltage regulator.
2.5V. Output of the on-chip voltage regulator. Must be connected to a 0.47µF
capacitor to DGND
Ground for core logic.
General Purpose Input-Output Port 3.0/ PWM phase 0 high side output /
Programmable Logic Array Input Element 8
General Purpose Input-Output Port 3.1/ PWM phase 0 low side output /
Programmable Logic Array Input Element 9
General Purpose Input-Output Port 3.2/ PWM phase 1 high side output /
Programmable Logic Array Input Element 10
General Purpose Input-Output Port 3.3/ PWM phase 1 low side output /
Programmable Logic Array Input Element 11
General Purpose Input-Output Port 0.3 / JTAG Test Port Input – Test Reset.
Debug and download access / ADC
Reset Input. (active low)
General Purpose Input-Output Port 3.4 / PWM phase 2 high side output /
Programmable Logic Array Input 12
General Purpose Input-Output Port 3.5 / PWM phase 2 low side output /
Programmable Logic Array Input Element 13
Preliminary Technical Data
BUSY
signal output