M66236 Mitsubishi, M66236 Datasheet - Page 2

• Manufacturer Part Number: M66236
• Description: STANDARD CLOCK GENERATOR
• Manufacturer: Mitsubishi

FUNCTION
M66236 standard clock generator outputs clock input signal,
which is input to CLK IN, synchronously with optional trigger
signal, which is input to TR.
Sync clock output timing is determined by trigger input signal
fall edge. Time-lag between trigger input signal fall edge and
sync clock output equals the sum of clock input signal “L”
pulse width and M66236 internal delay. Variation in this lag
( t) is 5ns, ensuring excellent synchronizing accuracy.
There are six types of outputs: synchronous clock output
(CKO), synchronous clock inverted output (CKO), 1/2 divider
synchronous clock output (CKO/2), 1/2 divider synchronous
clock inverted output (CKO/2), one-shot pulse output
(PULSE) and continuous clock output (CNTCK).
From synchronous clock output (CKO), sync clock of the
same frequency as clock input signal is output. From syn-
chronous clock inverted output (CKO), inverted signal of sync
2
Note 1: t
Note 2: Outputs (CKO, CKO, CKO/2, CKO/2 PULSE and CNTCK) are unknown until trigger input TR reaches “H” level for the first time after power-on.
CLK IN
CKO
CKO/2
CKO/2
TR
CKO
PULSE
CNTCK
ronment where temperature and V
chronizing precision (jitter)].
SS
(CKO, CKO, CKO/2, CKO/2 and PULSE) equals the sum of input clock “L” width and
1/f
IN
CC
t
t
sp(CKO/2)
sp(CKO/2)
t
t
sp(CKO)
sp(CKO)
do not change, value
t
CH
t
w(TR)
and t
ss
are kept constant. Dispersion of t
t
CL
t
t
t
t
t
ss (CKO)
ss(CKO)
ss(CKO/2)
ss(CKO/2)
ss(PULSE)
clock output from CKO is output. From 1/2 divider synchro-
nous clock output (CKO/2), 1/2 divider signal of sync clock
output from CKO is output. From 1/2 divider synchronous
clock inverted output (CKO/2), inverted signal of that output
from CKO/2 is output.
From one-shot pulse output (PULSE), one-shot pulse which
is almost equal to two cycles of clock input signal is output
after trigger input signal falls. From continuous clock output
(CNTCK), sync clock is output when trigger input signal is on
“L” level; when trigger input signal is on “H” level, clock input
signal, which is input to CLK IN, is output.
All these outputs but continuous clock output are suspended
when trigger input signal is on “H” level: Synchronous clock
output, 1/2 divider synchronous clock output and one-shot
pulse output stay on “L” level, and synchronous clock inverted
output and 1/2 divider synchronous clock inverted output stay
on “H” level.
t
ss(CNTCK)
t
t
t
t
t
t
t
w(PULSE)
. Value
refers to internal delay in M66236. Under envi-
ss
under such conditions is defined as t [syn-
STANDARD CLOCK GENERATOR
MITSUBISHI DIGITAL ASSP
M66236FP
V
0V
3V
0V
V
V
V
V
V
V
V
V
V
V
V
V
CC
OH
OL
OH
OL
OH
OL
OH
OL
OH
OL
OH
OL