INA8583N IKSEMICON [IK Semicon Co., Ltd], INA8583N Datasheet
INA8583N
Related parts for INA8583N
INA8583N Summary of contents
Page 1
... CMOS timer with RAM and I INA8583N is a timer with RAM and I 2 pliances having I C-bus as clock/calendar/timer/alarm/events counter for turn- ing on functions of the appliance at preset time or upon completion of an event used in audio and appliances. Features bus interface operating supply voltage: 2 ...
Page 2
... INA8583N OSCI INA8583 OSCILLATOR OSCO 32.768kHz INT V CC Power-on reset GND C-bus SCL interface SDA Block diagram INA8583N 100Hz Divider 1:256 or Hundredth of a second 100:128 Control logic Address register Fig. 2. INA8583 00 Control/status 01 seconds minutes hours Year/date Weekday/months timer 07 Alarm control ...
Page 3
Table 2 – Recommend-operating conditions Parameter Symbol Unit Supply voltage, Vcc, V operating clock Low input voltage, Vil, V High input voltage, Vih, V Operating ambient tem- perature, Tamb, °C Input frequency MHz I Table3 – Absolute maximum ...
Page 4
Table 4 – Electrical parameters. Parameter, Symbol unit Supply Supply current ,Iсс, µA Supply current for clock СС0 µA Data storage supply cur- rent µA CCR -bus enable level POR V ...
Page 5
... INA8583N contains 256х8 RAM 8-bit. The word address register which is incremented automati- cally, built-in 32.768 kHz oscillator circuit, frequency divider, interface of two line bi-directional 2 serial I C-bus and power-on reset circuit. The first 8 bits of the RAM (addresses 00÷07) are designated ass addressable 8-bit parallel registers. The first register (address 00) is used as a control/status register. The memory addresses are used as counters for the clock function. The memory address 08÷ ...
Page 6
Control/status Hundredth of second seconds minutes hours Year/date Weekday/month timer Alarm control Hundredth of second Alarm seconds Alarm minutes Alarm hours Alarm date Alarm month Alarm timer Free RAM Clock modes Table 5. – Cycle length of the time counters, ...
Page 7
The year and date are packed into memory location 05. The weekdays and months are packed into memory location 06. When reading these memory locations the year and weekdays may be masked out when the mask flag of the control/status ...
Page 8
One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as a ...
Page 9
Start condition SCL from master data output by receiver data output by transmitter S The acknowledge bit is a HIGH level signal put on the bus by the transmitter during which time the master generates an extra acknowledge related clock ...
Page 10
... S Slave address 1 А R/W acknowledgement from slave А Word address А S Slave address At this moment master-transmitter becomes master-receiver and INA8583N slave-receiver becomes slave-transmitter. no acknowledgement from master Data 1 Р last byte auto increment word address Fig. 8. acknowledgement from master Data А ...
Page 11
... А0 SCL OSCI INA8583N SDA OSCO GND А0 SCL OSCI INA8583N SDA OSCO GND Application circuit SDA SCL V R Fig.10 INA8583 Master transmitter ...
Page 12
... Table 6 – Symbols Symbol INA8583N address Group1 SEATING -T- PLANE 0.25 (0.010 NOTES: 1. Dimensions “A”, “B” do not include mold flash or protrusions. Maximum mold flash or protrusions 0.25 mm (0.010) per side. Description START condition STOP condition ...