EN5367QI ENPIRION [Enpirion, Inc.], EN5367QI Datasheet
EN5367QI
Available stocks
Related parts for EN5367QI
EN5367QI Summary of contents
Page 1
... Description The EN5367QI is a Power System on a Chip (PowerSoC converter with an integrated inductor, PWM controller, compensation to provide the smallest solution size in a 5.5x10x3mm 54-pin QFN module. It offers high efficiency, excellent line and load regulation over temperature and up to the full 6A load range. The ...
Page 2
... High-side FET gate. This pin needs to be connected to BTMP using a 0.1µF capacitor. ©Enpirion 2012 all rights reserved, E&OE 07013 Temp Rating (°C) -40 to +85 54-pin (5.5mm x 10mm x 3mm) QFN T&R QFN Evaluation Board http://www.enpirion.com/resource-center-packing-and-marking-information.htm Figure 3: Pin Out Diagram (Top View) FUNCTION Enpirion Confidential October 25, 2012 EN5367QI Package Description www.enpirion.com, Page 2 Rev: C ...
Page 3
... Not a perimeter pin. Device thermal pad to be connected to the system GND plane for heat 55 PGND sinking purposes through a matrix of vias. ©Enpirion 2012 all rights reserved, E&OE 07013 FUNCTION Enpirion Confidential October 25, 2012 EN5367QI www.enpirion.com, Page 3 Rev: C ...
Page 4
... J-ABS Max SYMBOL OUT I OUT SYMBOL θ JA θ SDH x Dropout Resistance). Please refer to Electrical Characteristics Table. LOAD Enpirion Confidential October 25, 2012 EN5367QI MIN MAX UNITS -0.3 6.5 V -0 -0.3 2.75 V -65 150 °C 150 °C 260 °C 2000 V 500 ...
Page 5
... ENABLE pin logic low. ENABLE pin logic high 2.5V ≤ V ≤ 5.5V IN ENABLE pin has ~180kΩ pull down Free Running frequency of oscillator Range of SYNC clock frequency SYNC Clock Logic Level SYNC Clock Logic Level (Note 4) Enpirion Confidential October 25, 2012 EN5367QI MIN TYP MAX UNITS 2.5 5.5 V 2.25 V 2.05 V μ ...
Page 6
... E&OE 07013 TEST CONDITIONS Output voltage as a fraction of expected output voltage With 1mA current sink into POK 2.5V ≤ V ≤ 5.5V IN POK high SYNC Pin is <2.5V Enpirion Confidential October 25, 2012 EN5367QI MIN TYP MAX UNITS µA < ...
Page 7
... Output Voltage vs. Output Current 2.520 2.515 2.510 2.505 2.500 2.495 2.490 CONDITIONS 2.485 V = 3.3V IN 2.480 Enpirion Confidential October 25, 2012 EN5367QI Efficiency vs. Output Current VOUT = 3.3V VOUT = 2.5V VOUT = 1.8V VOUT = 1.2V CONDITIONS V = 5.0V IN VOUT = 1. OUTPUT CURRENT (A) VOUT = 1.2V CONDITIONS ...
Page 8
... CONDITIONS 1.785 V = 1.0V OUT_NOM 1.780 4.5 5 5.5 2.5 Enpirion Confidential October 25, 2012 EN5367QI Output Voltage vs. Output Current VOUT = 1.8V CONDITIONS OUTPUT CURRENT (A) Output Voltage vs. Output Current VOUT = 3.3V CONDITIONS OUTPUT CURRENT (A) Output Voltage vs. Input Voltage LOAD ...
Page 9
... CONDITIONS 3.500 125 C JMAX 3.000 θ C/W JA 5.5x10x3mm QFN 2.500 No Air Flow 2.000 Enpirion Confidential October 25, 2012 EN5367QI Output Voltage vs. Temperature CONDITIONS LOAD = 0. 4.3V LOAD = 1.8V OUT_NOM LOAD = 4A LOAD = 6A LOAD = 8A - AMBIENT TEMPERATURE ( C) Output Voltage vs. Temperature LOAD = 0.1A CONDITIONS ...
Page 10
... Coupled) CONDITIONS VIN = 5V VOUT = 1V LOAD = 6A CIN = 47µF (1206) COUT = 47µF(1206) + 10µF(0805) Enable Power Up/Down ENABLE VOUT POK CONDITIONS VIN = 5.5V, VOUT = 3.3V CIN = 47µF(1206) + 47nF(0805) COUT = 47µF(1206), Css = 47nF Enpirion Confidential October 25, 2012 EN5367QI Load = 6A www.enpirion.com, Page 10 Rev: C ...
Page 11
... CIN = 47µF(1206) + 47nF (0805) COUT = 47µF (1206) ©Enpirion 2012 all rights reserved, E&OE 07013 Load Transient from 0. VOUT (AC Coupled) CONDITIONS LOAD VIN = 5.5V, VOUT = 3.3V CIN = 47µF(1206) + 47nF (0805) COUT = 47µF (1206) Enpirion Confidential October 25, 2012 EN5367QI www.enpirion.com, Page 11 Rev: C ...
Page 12
... Functional Block Diagram ©Enpirion 2012 all rights reserved, E&OE 07013 Figure 4: Functional Block Diagram Enpirion Confidential October 25, 2012 EN5367QI www.enpirion.com, Page 12 Rev: C ...
Page 13
... Note that the device should not be enabled into a pre-biased output. Pre-Bias Operation The EN5367QI is not designed to be turned on into a pre-biased output voltage. Be sure the output capacitors are not charged or the output of the EN5367QI is not pre-biased when the EN5367QI is first enabled ...
Page 14
... Hysteresis, input de- glitch and output leading edge blanking ensure high noise immunity and prevent false UVLO triggers. Compensation The EN5367QI uses a type 3 compensation network. As noted earlier, a piece of the compensation network is the phase lead capacitor CA in Figure 1. This network is optimized for use with about 50μ ...
Page 15
... Application Information The EN5367QI output voltage is programmed using a simple resistor divider network. Figure 1 shows the resistor divider configuration. Figure 1: V Resistor Divider & OUT Compensation Capacitor The feedback and compensation network values depend on the input voltage and output voltage. Calculate the external feedback and compensation network values with the equations below ...
Page 16
... PVIN, and PVIN should not be asserted GRM31CR60J476ME19L before AVIN. Tying all three pins together meets JMK316BJ476ML-T these requirements. GRM31CR71A106KA01L Technical Suport LMK316BJ226ML-T Contact Enpirion Applications for additional support regarding (techsupport@enpirion.com). Enpirion Confidential October 25, 2012 EN5367QI the use of this product www.enpirion.com, Page 16 Rev: C ...
Page 17
... With the power dissipation known, the temperature rise in the device may be estimated based on the theta JA value (θ how much the temperature will rise in the device for every watt of power dissipation. The EN5367QI has a θ value of 22 ºC/W without airflow. JA Determine the change in temperature (ΔT) based on P and θ ...
Page 18
... Engineering Schematic Figure 7: Engineering Schematic with Engineering Notes ©Enpirion 2012 all rights reserved, E&OE 07013 Enpirion Confidential October 25, 2012 EN5367QI www.enpirion.com, Page 18 Rev: C ...
Page 19
... Recommendation 1: Input and output filter capacitors should be placed on the same side of the PCB, and as close to the EN5367QI package as possible. They should be connected to the device with very short and wide traces. Do not use thermal reliefs or spokes when connecting the capacitor pads to the respective nodes ...
Page 20
... Only the thermal pad and the perimeter pads are to be mechanically or electrically connected to the PC board. The PCB top layer under the EN5367QI should be clear of any metal (copper pours, traces, or vias) except for the thermal pad. The “shaded-out” area in Figure 9 represents the area that should be clear of any metal on the top layer of the PCB ...
Page 21
... Recommended PCB Footprint ©Enpirion 2012 all rights reserved, E&OE 07013 Figure 10: EN5367QI PCB Footprint (Top View) Enpirion Confidential October 25, 2012 EN5367QI www.enpirion.com, Page 21 Rev: C ...
Page 22
... Package and Mechanical Figure 11: EN5367QI Package Dimensions (Bottom View) Packing and Marking Information: Contact Information Enpirion, Inc. Perryville III Corporate Park 53 Frontage Road - Suite 210 Hampton, NJ 08827 USA Phone: 1.908.894.6000 Fax: 1.908.894.6090 Enpirion reserves the right to make changes in circuit design and/or specifications at any time without notice. Information furnished by Enpirion is believed to be accurate and reliable ...