AK4425A AKM [Asahi Kasei Microsystems], AK4425A Datasheet - Page 17

no-image

AK4425A

Manufacturer Part Number
AK4425A
Description
192kHz 24-Bit Stereo ?? DAC with 2Vrms Output
Manufacturer
AKM [Asahi Kasei Microsystems]
Datasheet
The AK4425A is in power down mode upon power-up. The MLCK should be input after the power supplies are ramped
up. The AK4425A is in power-down mode until LRCK are input.
Notes:
(1) The AK4425A includes an internal Power on Reset Circuit which is used reset the digital logic into a default state after
(2) Register writings are valid after 50ms (max).
(3) When internal reset is released, approximately 20us after a MCLK input, the internal analog circuit is powered-up.
(4) The digital circuit and charge pump circuit are powered-up in 2, 3 LRCK cycle when the analog circuit is powered-up.
(5) The charge pump counter starts after the charge pump circuit is powered-up. The DAC outputs a valid analog signal
MS1127-E-01
D/A In
(Digital)
Power Supply
(VDD, AVDD)
MCLK
Internal
Reset
Audio circuit
Charge Pump
Circuit
VEE Pin
D/A Out
(Analog)
System Reset
power up. Therefore, the power supply voltage must reach 80% VDD from 0.3V in less than 20msec.
after Time A.
Time A = 1024/(fs x 16): Normal speed mode
Time A = 1024/(fs x 8): Double speed mode
Time A = 1024/(fs x 4): Quad speed mode
0.8xVDD
0.3V
0V
0V
Low
t
W<20ms
(1)
Reset
Power down
50ms(max)
MUTE (D/A Out)
)
(2)
Figure 12. System Reset Diagram
20 µs
(3)
“0” data
2, 3
LRCK Clocks
(4)
Time A
- 17 -
(5)
Active (D/A Out)
Reset Release
Power-up
Power-up
[AK4425A]
2011/03

Related parts for AK4425A