X5165 XICOR [Xicor Inc.], X5165 Datasheet - Page 2

• Manufacturer Part Number: X5165
• Description: CPU Supervisor with 16Kbit SPI EEPROM
• Manufacturer: XICOR [Xicor Inc.]

X5163/X5165 – Preliminary Information
PIN DESCRIPTION
PIN CONFIGURATION
REV 1.1 3/5/01
(SOIC/PDIP)
Pin
1
2
3
4
5
6
7
8
CS/WDI
V
WP
SO
SS
TSSOP
3-5,10-
Pin
13
14
12
1
2
6
7
8
9
8-Lead SOIC/PDIP
1
2
3
4
X5163/65
CS/WDI
RESET/
RESET
Name
SCK
V
V
WP
SO
NC
SI
CC
SS
8
7
6
5
Chip Select Input. CS HIGH, deselects the device and the SO output pin is at
a high impedance state. Unless a nonvolatile write cycle is underway, the device
will be in the standby power mode. CS LOW enables the device, placing it in the
active power mode. Prior to the start of any operation after power up, a HIGH to
LOW transition on CS is required
Watchdog Input. A HIGH to LOW transition on the WDI pin restarts the Watch-
dog timer. The absence of a HIGH to LOW transition within the watchdog time
out period results in RESET/RESET going active.
Serial Output. SO is a push/pull serial data output pin. A read cycle shifts data out
on this pin. The falling edge of the serial clock (SCK) clocks the data out.
Write Protect. The WP pin works in conjunction with a nonvolatile WPEN bit to
“lock” the setting of the Watchdog Timer control and the memory write protect bits.
Ground
Serial Input. SI is a serial data input pin. Input all opcodes, byte addresses, and
memory data on this pin. The rising edge of the serial clock (SCK) latches the input
data. Send all opcodes (Table 1), addresses and data MSB first.
Serial Clock. The Serial Clock controls the serial bus timing for data input and out-
put. The rising edge of SCK latches in the opcode, address, or data bits present on
the SI pin. The falling edge of SCK changes the data output on the SO pin.
Reset Output . RESET/RESET is an active LOW/HIGH, open drain output which
goes active whenever V
active until V
RESET goes active if the Watchdog Timer is enabled and CS remains either
HIGH or LOW longer than the selectable Watchdog time out period. A falling
edge of CS will reset the Watchdog Timer. RESET/RESET goes active on power
up at 1V and remains active for 200ms after the power supply stabilizes.
Supply Voltage
No internal connections
V
RESET/RESET
SCK
SI
CC
www.xicor.com
CC
rises above the minimum V
CC
CS/WDI
falls below the minimum V
V
WP
SO
NC
NC
NC
SS
Function
14-Lead TSSOP
1
2
3
4
5
6
7
X5163/65
CC
Characteristics subject to change without notice.
sense level for 200ms. RESET/
14
13
12
11
10
9
8
CC
sense level. It will remain
V
RESET/RESET
NC
NC
NC
SCK
SI
CC
2 of 21