MCF5270 FREESCALE [Freescale Semiconductor, Inc], MCF5270 Datasheet - Page 48

no-image

MCF5270

Manufacturer Part Number
MCF5270
Description
32-bit Embedded Controller Division
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MCF5270
Manufacturer:
MOTOLOLA
Quantity:
513
Part Number:
MCF5270AB100
Manufacturer:
FREESCALE
Quantity:
201
Part Number:
MCF5270AB100
Manufacturer:
FREESCALE
Quantity:
672
Part Number:
MCF5270AB100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5270CAB100
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5270CVM150
Manufacturer:
TOKO
Quantity:
3 000
Part Number:
MCF5270CVM150
Manufacturer:
FREESCAL
Quantity:
3 528
Part Number:
MCF5270CVM150
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5270CVM150-L23W
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MCF5270CVM150J
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MCF5270CVM150R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Preliminary Electrical Characteristics
Figure 15
8.10.2 MII Transmit Signal Timing (ETXD[3:0], ETXEN,
Table 38
The transmitter functions correctly up to a ETXCLK maximum frequency of 25 MHz +1%. There is no
minimum frequency requirement. In addition, the processor clock frequency must exceed twice the
ETXCLK frequency.
The transmit outputs (ETXD[3:0], ETXEN, ETXER) can be programmed to transition from either the
rising or falling edge of ETXCLK, and the timing is the same in either case. This options allows the use
of non-compliant MII PHYs.
Refer to the Ethernet chapter for details of this option and how to enable it.
48
Num
M5
M6
M7
M8
Num
M1
M2
M3
M4
lists MII transmit channel timings.
shows MII receive signal timings listed in
ETXER, ETXCLK)
ETXCLK to ETXD[3:0], ETXEN, ETXER invalid
ETXCLK to ETXD[3:0], ETXEN, ETXER valid
ETXCLK pulse width high
ETXCLK pulse width low
ERXD[3:0] (inputs)
ERXD[3:0], ERXDV, ERXER to ERXCLK setup
ERXCLK to ERXD[3:0], ERXDV, ERXER hold
ERXCLK pulse width high
ERXCLK pulse width low
ERXCLK (input)
ERXDV
ERXER
MCF5271 Integrated Microprocessor Hardware Specification, Rev. 1.2
Figure 15. MII Receive Signal Timing Diagram
Characteristic
Characteristic
Table 38. MII Transmit Signal Timing
Table 37. MII Receive Signal Timing
M1
M2
M3
Table
37.
35%
35%
Min
35%
35%
M4
5
Min
5
5
Max
65%
65%
25
65%
65%
Max
Freescale Semiconductor
ERXCLK period
ERXCLK period
ETXCLK period
ETXCLK period
Unit
Unit
ns
ns
ns
ns

Related parts for MCF5270