M24C01-BN3T STMICROELECTRONICS [STMicroelectronics], M24C01-BN3T Datasheet - Page 5

• Manufacturer Part Number: M24C01-BN3T
• Description: 16Kbit, 8Kbit, 4Kbit, 2Kbit and 1Kbit Serial I2C Bus EEPROM
• Manufacturer: STMICROELECTRONICS [STMicroelectronics]

SIGNAL DESCRIPTION
Serial Clock (SCL). This input signal is used to
strobe all data in and out of the device. In applica-
tions where this signal is used by slave devices to
synchronize the bus to a slower clock, the bus
master must have an open drain output, and a
pull-up resistor can be connected from Serial
Clock (SCL) to V
value of the pull-up resistor can be calculated). In
most applications, though, this method of synchro-
nization is not employed, and so the pull-up resis-
tor is not necessary, provided that the bus master
has a push-pull (rather than open drain) output.
Serial Data (SDA). This bi-directional signal is
used to transfer data in or out of the device. It is an
open drain output that may be wire-OR’ed with
other open drain or open collector signals on the
bus. A pull up resistor must be connected from Se-
Figure 4. Maximum R
20
16
12
8
4
0
10
CC
.
(Figure 4.
L
Value versus Bus Capacitance (C
indicates how the
C BUS (pF)
100
fc = 400kHz
fc = 100kHz
M24C16, M24C08, M24C04, M24C02, M24C01
rial Data (SDA) to V
the value of the pull-up resistor can be calculated).
Chip Enable (E0, E1, E2). These input signals
are used to set the value that is to be looked for on
the three least significant bits (b3, b2, b1) of the 7-
bit Device Select Code. These inputs must be tied
to V
Code.
Write Control (WC). This input signal is useful
for protecting the entire contents of the memory
from inadvertent write operations. Write opera-
tions are disabled to the entire memory array when
Write Control (WC) is driven High. When uncon-
nected, the signal is internally read as V
Write operations are allowed.
When Write Control (WC) is driven High, Device
Select and Address bytes are acknowledged,
Data bytes are not acknowledged.
CC
BUS
or V
) for an I
1000
SS
MASTER
, to establish the Device Select
V CC
2
C Bus
CC
.
SDA
SCL
(Figure 4.
R L
C BUS
indicates how
R L
AI01665
C BUS
IL
, and
5/29