11LC010T-ECS16K MICROCHIP [Microchip Technology], 11LC010T-ECS16K Datasheet

no-image

11LC010T-ECS16K

Manufacturer Part Number
11LC010T-ECS16K
Description
Manufacturer
MICROCHIP [Microchip Technology]
Datasheet
Features:
• Single I/O, UNI/O
• Low-Power CMOS Technology:
• 128 x 8 through 2,048 x 8 Bit Organizations
• Schmitt Trigger Inputs for Noise Suppression
• Output Slope Control to Eliminate Ground Bounce
• 100 kbps Max. Bit Rate – Equivalent to 100 kHz
• Self-Timed Write Cycle (including Auto-Erase)
• Page-Write Buffer for up to 16 Bytes
• STATUS Register for Added Control:
• Block Write Protection:
• Built-in Write Protection:
• High Reliability:
• 3-lead SOT-23 and TO-92 Packages
• 4-lead Chip Scale Package
• 8-lead PDIP, SOIC, MSOP, TDFN Packages
• Pb-Free and RoHS Compliant
• Available Temperature Ranges:
Pin Function Table
 2010 Microchip Technology Inc.
SCIO
V
V
* 11XX is used in this document as a generic part number for the 11 series devices.
** Microchip’s UNI/O
- 1 mA active current, typical
- 1 µA standby current (max.) (I-temp)
Clock Frequency
- Write enable latch bit
- Write-In-Progress bit
- Protect none, 1/4, 1/2 or all of array
- Power-on/off data protection circuitry
- Write enable latch
- Endurance: 1,000,000 erase/write cycles
- Data retention: > 200 years
- ESD protection: > 4,000V
- Industrial (I):
- Automotive (E):
SS
CC
Name
1K-16K UNI/O
Serial Clock, Data Input/Output
Ground
Supply Voltage
®
®
Bus products are covered by the following patent issued in the U.S.A.: 7,376,020.
Serial Interface Bus
-40°C to
-40°C to +125°C
Function
+85°C
®
Serial EEPROM Family Data Sheet
11AA010/11LC010
11AA020/11LC020
11AA040/11LC040
Preliminary
Description:
The Microchip Technology Inc. 11AAXXX/11LCXXX
(11XX
Serial Electrically Erasable PROMs. The devices are
organized in blocks of x8-bit memory and support the
patented** single I/O UNI/O
Manchester encoding techniques, the clock and data
are combined into a single, serial bit stream (SCIO),
where the clock signal is extracted by the receiver to
correctly decode the timing and value of each bit.
Low-voltage design permits operation down to 1.8V (for
11AAXXX devices), with standby and active currents of
only 1 uA and 1 mA, respectively.
The 11XX family is available in standard packages
including 8-lead PDIP and SOIC, and advanced pack-
aging including 3-lead SOT-23, 3-lead TO-92, 4-lead
Chip Scale, 8-lead TDFN, and 8-lead MSOP.
Package Types (not to scale)
V
NC
NC
NC
V
SS
NC
NC
NC
Note 1: Available in I-temp, “AA” only.
SS
*
) devices are a family of 1 Kbit through 16 Kbit
Vss
1
2
3
4
1
2
3
4
SCIO
TO-92
TDFN
(TO)
MSOP
(MN)
(MS)
Vcc
8
7
6
5
11AA080/11LC080
11AA160/11LC160
11AA161/11LC161
8
7
6
5
V
NC
NC
SCIO
V
NC
NC
SCIO
CC
CC
SCIO
®
V
Vss
V
NC
NC
NC
SS
CS (Chip Scale)
CC
serial bus. By using
(Top down view,
balls not visible
PDIP/SOIC
3
1
2
3
4
1
3
(P, SN)
SOT23
DS22067H-page 1
(TT)
2
4
2
1 SCIO
8
7
6
5
V
NC
V
NC
NC
SCIO
V
(1)
)
SS
CC
CC

Related parts for 11LC010T-ECS16K

11LC010T-ECS16K Summary of contents

Page 1

... Kbit through 16 Kbit Serial Electrically Erasable PROMs. The devices are organized in blocks of x8-bit memory and support the patented** single I/O UNI/O Manchester encoding techniques, the clock and data are combined into a single, serial bit stream (SCIO), where the clock signal is extracted by the receiver to correctly decode the timing and value of each bit ...

Page 2

DEVICE SELECTION TABLE Density Part Number Organization V (bits) 11LC010 1K 128 x 8 11AA010 1K 128 x 8 11LC020 2K 256 x 8 11AA020 2K 256 x 8 11LC040 4K 512 x 8 11AA040 4K 512 x 8 ...

Page 3

ELECTRICAL CHARACTERISTICS (†) Absolute Maximum Ratings V .............................................................................................................................................................................6.5V CC SCIO w.r.t. V .....................................................................................................................................-0. Storage temperature ................................................................................................................................. -65°C to 150°C Ambient temperature under bias............................................................................................................... -40°C to 125°C ESD protection on all pins.......................................................................................................................................... 4 kV † NOTICE: Stresses ...

Page 4

TABLE 1-2: AC CHARACTERISTICS AC CHARACTERISTICS Param. Sym. Characteristic No Serial bus frequency BUS 2 T Bit period Input edge jitter tolerance IJIT 4 F Serial bus frequency drift DRIFT rate tolerance 5 F ...

Page 5

FIGURE 1-1: BUS TIMING – START HEADER 10 11 SCIO Data ‘0’ Data ‘1’ Data ‘0’ Data ‘1’ Data ‘0’ Data ‘1’ Data ‘0’ Data ‘1’ MAK bit NoSAK bit FIGURE 1-2: BUS TIMING – DATA 2 SCIO Data ‘0’ ...

Page 6

... Both master and slave can operate as transmitter or receiver, but the master device determines which mode is active. FIGURE 2-1: BLOCK DIAGRAM STATUS Register Memory X I/O Control Control Logic Logic Dec Current- ...

Page 7

BUS CHARACTERISTICS 3.1 Standby Pulse When the master has control of SCIO, a standby pulse can be generated by holding SCIO high for T this time, the 11XX will reset and return to Standby mode. Subsequently, a high-to-low transition ...

Page 8

Acknowledge An Acknowledge routine occurs after each byte is transmitted, including the start header. This routine consists of two bits. The first bit is transmitted by the master, and the second bit is transmitted by the slave. Note: ...

Page 9

Device Standby The 11XX features a low-power Standby mode during which the device is waiting to begin a new command. A high-to-low transition on SCIO will exit low-power mode and prepare the device for receiving the start header. Standby ...

Page 10

... Read data from memory array beginning at specified address 0x03 Read data from current location in memory array 0x06 Write data to memory array beginning at specified address 0x6C Set the write enable latch (enable write operations) 0x96 Reset the write enable latch (disable write operations) ...

Page 11

... Current Address Read (CRRD) Instruction The internal address counter featured on the 11XX maintains the address of the last memory array loca- tion accessed. The CRRD instruction allows the mas- ter to read data back beginning from this current location. Consequently, no word address is provided upon issuing this command ...

Page 12

Write Instruction Prior to any attempt to write data to the 11XX, the write enable latch must be set by issuing the instruction (see Section 4.4). Once the write enable latch is set, the user may pro- ceed ...

Page 13

Write Enable (WREN) and Write Disable (WRDI) Instructions The 11XX contains a write enable latch. See Table 6-1 for the Write-Protect Functionality Matrix. This latch must be set before any write operation will be com- pleted internally. The WREN ...

Page 14

Read Status Register (RDSR) Instruction The RDSR instruction provides access to the STATUS register. The STATUS register may be read at any time, even during a write cycle. The STATUS register is formatted as follows ...

Page 15

Write Status Register (WRSR) Instruction The WRSR instruction allows the user to select one of four levels of protection for the array by writing to the appropriate bits in the STATUS register. The array is divided up into four ...

Page 16

... Immediately after the NoMAK bit has been transmitted by the master, the internal write cycle is initiated, during which time all words of the memory array are written to ‘0xFF’. FIGURE 4-9: SET ALL COMMAND SEQUENCE Standby Pulse ...

Page 17

DATA PROTECTION The following protection has been implemented to prevent inadvertent writes to the array: • The Write Enable Latch (WEL) is reset on power- up • A Write Enable ( WREN ) instruction must be issued to set ...

Page 18

PIN DESCRIPTIONS The descriptions of the pins are listed in Table 7-1. TABLE 7-1: PIN FUNCTION TABLE Name 3-pin SOT-23 3-pin TO-92 SCIO — — 7.1 Serial ...

Page 19

PACKAGING INFORMATION 8.1 Package Marking Information 8-Lead PDIP XXXXXXXX T/XXXNNN 8-Lead PDIP Package Marking (Pb-Free) Device Line 1 Marking 11AA010 11AA020 11AA040 11AA080 11AA160 11AA161 Note Temperature Grade (I, E) Legend: XX...X Customer-specific information Y Year code ...

Page 20

... DS22067H-page 20 Example: 11AA160I e SN 0828 3 1L7 NNN Device 11AA010T 11LC010 11AA020T 11LC020 11AA040T 11LC040 11AA080T 11LC080 11AA160T 11LC160 11AA161T 11LC161 Preliminary Line 1 Marking 11LC010T 11LC020T 11LC040T 11LC080T 11LC160T 11LC161T ) e 3  2010 Microchip Technology Inc. ...

Page 21

MSOP (150 mil) 8-Lead MSOP Package Marking (Pb-Free) Device Line 1 Marking 11AA010 11AA020 11AA040 11AA080 11AA160 11AA161 Note Temperature Grade (I, E) Legend: XX...X Customer-specific information Y Year code (last digit of calendar year) YY Year ...

Page 22

TDFN 8-Lead 2x3 TDFN Package Marking (Pb-Free) Device I-Temp Marking 11AA010 D11 11AA020 D21 11AA040 D31 11AA080 D41 11AA160 D51 11AA161 D5D Legend: XX...X Customer-specific information Y Year code (last digit of calendar year) YY Year code ...

Page 23

SOT-23 XXNN 3-Lead SOT-23 Package Marking (Pb-Free) Device I-Temp Marking 11AA010 B1NN 11AA020 B2NN 11AA040 B3NN 11AA080 B4NN 11AA160 B5NN 11AA161 B0NN Legend: XX...X Customer-specific information Y Year code (last digit of calendar year) YY Year code (last 2 ...

Page 24

TO-92 XXXXXX T/XXXX YWW NNN 3-Lead TO-92 Package Marking (Pb-Free) Device Line 1 Marking 11AA010 11AA020 11AA040 11AA080 11AA160 11AA161 Note Temperature Grade (I, E) Legend: XX...X Customer-specific information Y Year code (last digit of calendar ...

Page 25

Chip Scale 4-Lead Chip Scale Package Marking (Pb-Free) Legend: XX...X Customer-specific information Y Year code (last digit of calendar year) YY Year code (last 2 digits of calendar year) WW Week code (week of January 1 is week ‘01’) ...

Page 26

N NOTE DS22067H-page Preliminary c  2010 Microchip Technology Inc. ...

Page 27

N NOTE  2010 Microchip Technology Inc. 11AAXXX/11LCXXX φ Preliminary α c β DS22067H-page 27 ...

Page 28

DS22067H-page 28 Preliminary  2010 Microchip Technology Inc. ...

Page 29

D N NOTE  2010 Microchip Technology Inc. 11AAXXX/11LCXXX Preliminary φ L DS22067H-page 29 ...

Page 30

DS22067H-page 30 Preliminary  2010 Microchip Technology Inc. ...

Page 31

Microchip Technology Inc. 11AAXXX/11LCXXX Preliminary DS22067H-page 31 ...

Page 32

DS22067H-page Preliminary D  2010 Microchip Technology Inc. ...

Page 33

 2010 Microchip Technology Inc. 11AAXXX/11LCXXX Preliminary φ L DS22067H-page 33 ...

Page 34

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging DS22067H-page 34 Preliminary  2010 Microchip Technology Inc. ...

Page 35

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging  2010 Microchip Technology Inc. 11AAXXX/11LCXXX Preliminary DS22067H-page 35 ...

Page 36

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging DS22067H-page 36 Preliminary  2010 Microchip Technology Inc. ...

Page 37

APPENDIX A: REVISION HISTORY Revision A (10/07) Original release of this document. Revision B (01/08) Revised SOT-23 Package Type; Revised DFN package to TDFN; Section 3.3 (added new bullet item); Section 4.5 note; Table 7-1. Revision C (03/08) Removed patent ...

Page 38

NOTES: DS22067H-page 38 Preliminary  2010 Microchip Technology Inc. ...

Page 39

THE MICROCHIP WEB SITE Microchip provides online support via our WWW site at www.microchip.com. This web site is used as a means to make files and information easily available to customers. Accessible by using your favorite Internet browser, the web ...

Page 40

READER RESPONSE It is our intention to provide you with the best documentation possible to ensure successful use of your Microchip prod- uct. If you wish to provide your comments on organization, clarity, subject matter, and ways in which ...

Page 41

PRODUCT IDENTIFICATION SYSTEM To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office PART NO Device Device Tape & Reel Temperature Address Device: 11AA01 = 1 Kbit, 1.8V UNI/O ...

Page 42

NOTES: DS22067H-page 42 Preliminary  2010 Microchip Technology Inc. ...

Page 43

... India. The Company’s quality system processes and procedures are for its PIC MCUs and dsPIC ® devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip’s quality system for the design and manufacture of development systems is ISO 9001:2000 certified. Preliminary ...

Page 44

W ORLDWIDE AMERICAS ASIA/PACIFIC Corporate Office Asia Pacific Office 2355 West Chandler Blvd. Suites 3707-14, 37th Floor Chandler, AZ 85224-6199 Tower 6, The Gateway Tel: 480-792-7200 Harbour City, Kowloon Fax: 480-792-7277 Hong Kong Technical Support: Tel: 852-2401-1200 http://support.microchip.com Fax: 852-2401-3431 ...

Related keywords