LMC6022IM NSC [National Semiconductor], LMC6022IM Datasheet - Page 8
![no-image](/images/no-image-200.jpg)
LMC6022IM
Manufacturer Part Number
LMC6022IM
Description
Low Power CMOS Dual Operational Amplifier
Manufacturer
NSC [National Semiconductor]
Datasheet
1.LMC6022IM.pdf
(16 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Part Number:
LMC6022IMX
Manufacturer:
NS/国半
Quantity:
20 000
Company:
Part Number:
LMC6022IMX/NOPB
Manufacturer:
OMRON
Quantity:
430
www.national.com
Application Hints
ing load resistance of 5 k
as indicated in the Electrical Characteristics. The op amp
can drive load resistance as low as 500
COMPENSATING INPUT CAPACITANCE
Refer to the LMC660 or LMC662 datasheets to determine
whether or not a feedback capacitor will be necessary for
compensation and what the value of that capacitor would be.
CAPACITIVE LOAD TOLERANCE
Like many other op amps, the LMC6022 may oscillate when
its applied load appears capacitive. The threshold of oscilla-
tion varies both with load and circuit gain. The configuration
most sensitive to oscillation is a unity-gain follower. See the
Typical Performance Characteristics.
The load capacitance interacts with the op amp’s output re-
sistance to create an additional pole. If this pole frequency is
sufficiently low, it will degrade the op amp’s phase margin so
that the amplifier is no longer stable at low gains. The addi-
tion of a small resistor (50
amp’s output, and a capacitor (5 pF to 10 pF) from inverting
input to output pins, returns the phase margin to a safe value
without interfering with lower-frequency circuit operation.
Thus, larger values of capacitance can be tolerated without
oscillation. Note that in all cases, the output will ring heavily
when the load capacitance is near the threshold for
oscillation.
Capacitive load driving capability is enhanced by using a pull
up resistor to V
ducting 50 µA or more will significantly improve capacitive
load responses. The value of the pull up resistor must be de-
FIGURE 2. Rx, Cx Improve Capacitive Load Tolerance
+
( Figure 3 ). Typically a pull up resistor con-
or less, the gain will be reduced
to 100 ) in series with the op
(Continued)
without instability.
DS011236-7
8
termined based on the current sinking capability of the ampli-
fier with respect to the desired output swing. Open loop gain
of the amplifier can also be affected by the pull up resistor
(see Electrical Characteristics).
PRINTED-CIRCUIT-BOARD LAYOUT
FOR HIGH-IMPEDANCE WORK
It is generally recognized that any circuit which must operate
with less than 1000 pA of leakage current requires special
layout of the PC board. When one wishes to take advantage
of the ultra-low bias current of the LMC6022, typically less
than 0.04 pA, it is essential to have an excellent layout. For-
tunately, the techniques for obtaining low leakages are quite
simple. First, the user must not ignore the surface leakage of
the PC board, even though it may sometimes appear accept-
ably low, because under conditions of high humidity or dust
or contamination, the surface leakage will be appreciable.
To minimize the effect of any surface leakage, lay out a ring
of foil completely surrounding the LMC6022’s inputs and the
terminals of capacitors, diodes, conductors, resistors, relay
terminals, etc. connected to the op-amp’s inputs. See Figure
4 . To have a significant effect, guard rings should be placed
on both the top and bottom of the PC board. This PC foil
must then be connected to a voltage which is at the same
voltage as the amplifier inputs, since no leakage current can
flow between two points at the same potential. For example,
a PC board trace-to-pad resistance of 10
mally considered a very large resistance, could leak 5 pA if
the trace were a 5V bus adjacent to the pad of an input. This
would cause a 100 times degradation from the LMC6022’s
actual performance. However, if a guard ring is held within
5 mV of the inputs, then even a resistance of 10
cause only 0.05 pA of leakage current, or perhaps a minor
(2:1) degradation of the amplifier’s performance. See Figure
5a , Figure 5b , Figure 5c for typical connections of guard
rings for standard op-amp configurations. If both inputs are
active and at high impedance, the guard can be tied to
ground and still provide some protection; see Figure 5d .
Capacitive Loads with a Pull Up Resistor
FIGURE 3. Compensating for Large
DS011236-26
12
, which is nor-
11
would