OPA681N BURR-BROWN [Burr-Brown Corporation], OPA681N Datasheet - Page 19

• Manufacturer Part Number: OPA681N
• Description: Wideband, Current Feedback OPERATIONAL AMPLIFIER With Disable
• Manufacturer: BURR-BROWN [Burr-Brown Corporation]

simple channel multiplexing operation. If the DIS control
pin is left unconnected, the OPA681 will operate normally.
To disable, the control pin must be asserted low. Figure 11
shows a simplified internal circuit for the disable control
feature.
FIGURE 11. Simplified Disable Control Circuit.
In normal operation, base current to Q1 is provided through
the 110k
15k
turn on the two diodes in Q1’s emitter. As V
low, additional current is pulled through the 15k
eventually turning on these two diodes ( 100 A). At this
point, any further current pulled out of V
those diodes holding the emitter-base voltage of Q1 at
approximately zero volts. This shuts off the collector current
out of Q1, turning the amplifier off. The supply current in
the disable mode are only those required to operate the
circuit of Figure 11. Additional circuitry ensures that turn-on
time occurs faster than turn-off time (make-before-break).
When disabled, the output and input nodes go to a high
impedance state. If the OPA681 is operating in a gain of +1,
this will show a very high impedance (4pF || 1M ) at the
output and exceptional signal isolation. If operating at a
gain greater than +1, the total feedback network resistance
(R
output, but the circuit will still show very high forward and
reverse isolation. If configured as an inverting amplifier, the
input and output will be connected through the feedback
network resistance (R
output isolation.
One key parameter in disable operation is the output glitch
when switching in and out of the disabled mode. Figure 12
shows these glitches for the circuit of Figure 1 with the input
signal set to zero volts. The glitch waveform at the output
pin is plotted along with the DIS pin voltage.
The transition edge rate (dV/dT) of the DIS control line will
influence this glitch. For the plot of Figure 12, the edge rate
was reduced until no further reduction in glitch amplitude
F
+ R
resistor sets up a voltage drop that is inadequate to
G
) will appear as the impedance looking back into the
V
DIS
resistor while the emitter current through the
F
15k
25k
+ R
G
) giving relatively poor input to
Control
+V
I
S
S
Q1
–V
DIS
S
110k
goes through
DIS
is pulled
resistor
19
was observed. This approximately 1V/ns maximum slew
rate may be achieved by adding a simple RC filter into the
V
transition logic is used, a 2k
logic gate and the DIS input pin will provide adequate
bandlimiting using just the parasitic input capacitance on the
DIS pin while still ensuring an adequate logic level swing.
FIGURE 12. Disable/Enable Glitch.
THERMAL ANALYSIS
Due to the high output power capability of the OPA681,
heatsinking or forced airflow may be required under extreme
operating conditions. Maximum desired junction tempera-
ture will set the maximum allowed internal power dissipa-
tion as described below. In no case should the maximum
junction temperature be allowed to exceed 175 C.
Operating junction temperature (T
quiescent power (P
the output stage (P
power is simply the specified no-load supply current times
the total supply voltage across the part. P
the required output signal and load but would, for a grounded
resistive load, be at a maximum when the output is fixed at
a voltage equal to 1/2 either supply voltage (for equal bipolar
supplies). Under this condition P
includes feedback network loading.
Note that it is the power in the output stage and not in the
load that determines internal power dissipation.
As a worst-case example, compute the maximum T
OPA681N (SOT23-6 package) in the circuit of Figure 1
operating at the maximum specified ambient temperature of
+85 C and driving a grounded 20
P
Maximum T
Although this is still well below the specified maximum
junction temperature, system reliability considerations may
require lower guaranteed junction temperatures. Remember,
this is a worst-case internal power dissipation—use your
actual signal and load to compute P
JA
D
DIS
. The total internal power dissipation (P
= 10V x 7.2mA + 5
pin from a higher speed logic line. If extremely fast
–20
–40
40
20
0
J
= +85 C + (0.39W (150 C/W) = 144 C
DQ
DL
) and additional power dissipated in
V
) to deliver load power. Quiescent
Output Voltage
DIS
2
(0V Input)
/(4 x (20
0.2V
Time (20ns/div)
OPA681
series resistor between the
DL
J
) is given by T
= V
DL
load to +2.5V DC:
|| 804 )) = 392mW
. The highest possible
S
2
/(4 x R
DL
4.8V
D
will depend on
) is the sum of
L
) where R
J
A
using an
+ P
D
x
L
®