SX8723CWLTDT SEMTECH [Semtech Corporation], SX8723CWLTDT Datasheet - Page 15

no-image

SX8723CWLTDT

Manufacturer Part Number
SX8723CWLTDT
Description
ZoomingADC for sensing data acquisition
Manufacturer
SEMTECH [Semtech Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SX8723CWLTDT
Manufacturer:
TI
Quantity:
128
Revision 1.01
© Semtech
6.3 GPIO
The GPIO block is a multipurpose 2 bit input/output port. In addition to digital behavior, D0 and D1 pins can be
programmed as analog pins in order to be used as output (reference voltage monitoring) and input for an external
reference voltage (For further details see
individually selected as digital input or output.
The direction of each bit within the GPIO block (input only or input/output) can be individually set using the bits of the
RegOut (address 0x40) register. If D[x]Dir = 1, both the input and output buffer are active on the corresponding GPIO
block pin. If D[x]Dir= 0, the corresponding GPIO block pin is an input only and the output buffer is in high impedance.
After power on reset the GPIO block pins are in input/output mode (D[x]Dir are reset to 1).
The input values of GPIO block are available in RegIn (address 0x41) register (read only). Reading is always direct - there
is no debounce function in the GPIO block. In case of possible noise on input signals, an external hardware filter has to
be realized. The input buffer is also active when the GPIO block is defined as output and the effective value on the pin
can be read back.
Data stored in the LSB bits of RegOut register are outputted at GPIO block if D[x]Dir= 1. The default values after power
on reset is low (0).
The digital pins are able to deliver a driving current up to 8 mA.
When the bits VrefD0Out and VrefD1In in the RegMode (address 0x70) register are set to 1 the D0 and D1 pins digital
behavior are automatically bypassed in order to either input or output the voltage reference signals.
ADVANCED COMMUNICATIONS & SENSING
D0/VREF
D1/VREF
January 2011
OUT
IN
reference
Bandgap
Internal
Figure
+
-
V
BG
RegMode[1]
Figure 4. GPIO bloc diagram
1.22V
6,
0
1
Figure
Page 15
RegMode [0]
7,
Figure 8
0
1
1
0
ZoomingADC for sensing data acquisition
RegOut[4]
RegOut[5]
V
and
REF
Figure
9). Each port terminal can be
RegOut[0]
RegOut [1]
RegIn[0]
RegIn [1]
ZoomingADC
www.semtech.com/products/
SX8723C
DATASHEET

Related parts for SX8723CWLTDT