ATA6832_08 ATMEL [ATMEL Corporation], ATA6832_08 Datasheet
ATA6832_08
Related parts for ATA6832_08
ATA6832_08 Summary of contents
Page 1
Features • Supply Voltage up to 40V • R Typically 0.8 at 25°C, Maximum 1.8 at 200°C DSon • 1.0A Output Current • Three Half-bridge Outputs Formed by Three High-side and Three Low-side Drivers • Capable of Switching ...
Page 2
Figure 1-1. Block Diagram Input register Ouput register CLK Fault DO detector 7 PWM 6 Fault detector 1 OUT3S ATA6832 ...
Page 3
Pin Configuration Figure 2-1. Pinning QFN24 Table 2-1. Pin Description Pin Symbol Function 1 OUT3S Used only for final testing connected to OUT3F Half-bridge output 3; formed by internally connecting power MOS high-side switch 3 and low-side ...
Page 4
Functional Description 3.1 Serial Interface Data transfer starts with the falling edge of the CS signal. Data must appear at DI synchronized to CLK and is accepted on the falling edge of the CLK signal. The LSB (bit 0, ...
Page 5
Table 3-2. Bit 4951C–AUTO–02/08 Output Data Protocol Output (Status) Register Function TP Temperature prewarning: high = warning Normal operation: high = output is on, ...
Page 6
After power-on reset, the input register has the following status: Bit 15 Bit 14 Bit 13 Bit 12 Bit 11 SI OCS OLD PH3 PL3 The following patterns are used to enable internal test modes of ...
Page 7
Overtemperature Protection If the junction temperature of one or more output stages exceeds the thermal prewarning thresh- old, T jPW set temperature falls below the thermal prewarning threshold, T bit can be read without transferring a complete 16-bit data ...
Page 8
Absolute Maximum Ratings Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated ...
Page 9
Noise and Surge Immunity Parameters Conducted interferences Interference suppression ESD (Human Body Model) CDM (Charge Device Model) Note: 1. Test pulse 40V smax 8. Electrical Characteristics 7.5V < V < 40V; 4.75V < V < 5.25V; ...
Page 10
Electrical Characteristics (Continued) 7.5V < V < 40V; 4.75V < V < 5.25V; INH = High; –40° GND pins. No. Parameters Test Conditions 3.5 Thermal shutdown on Thermal shutdown 3.6 hysteresis Ratio thermal shutdown 3.7 off/thermal ...
Page 11
Electrical Characteristics (Continued) 7.5V < V < 40V; 4.75V < V < 5.25V; INH = High; –40° GND pins. No. Parameters Test Conditions Input register bit 13 Low-side open load 4.13 (OLD) = low, output off ...
Page 12
Electrical Characteristics (Continued) 7.5V < V < 40V; 4.75V < V < 5.25V; INH = High; –40° GND pins. No. Parameters Test Conditions Leakage current V CS 6.3 (tri-state) 0V < Inhibit Input – ...
Page 13
Figure 9-1. Serial Interface Timing with Chart Number CS 4 CLK 3 DI CLK DO Inputs DI, CLK, CS: High level = 0.7 Output DO: High level = 0.8 4951C–AUTO–02/ ...
Page 14
Application Circuit Figure 10-1. Application Circuit V CC U5021M Watchdog DI 4 CLK 5 CS Micro- 3 controller DO 7 PWM 10.1 Application Notes • Connect the blocking capacitors at V GND pins. • Recommended value ...
Page 15
Ordering Information Extended Type Number ATA6832-PIQW 12. Package Information Package: VQFN_4 x 4_18L Exposed pad 2.7 x 3.175 Dimensions in mm Not indicated tolerances ±0.05 Pin 1 identification Drawing-No.: 6.543-5133.01-4 Issue: 1; 26.04.07 13. Revision History Please note that ...
Page 16
Headquarters Atmel Corporation 2325 Orchard Parkway San Jose, CA 95131 USA Tel: 1(408) 441-0311 Fax: 1(408) 487-2600 Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to ...