LAN9221i SMSC [SMSC Corporation], LAN9221i Datasheet - Page 84

• Manufacturer Part Number: LAN9221i
• Description: High-Performance 16-bit Non-PCI 10/100 Ethernet Controller with Variable Voltage I/O
• Manufacturer: SMSC [SMSC Corporation]

Revision 2.6 (12-04-08)
12:11
BITS
2-0
10
9
8
7
6
5
4
3
Reserved
TX Data FIFO Overrun Interrupt (TDFO). Generated when the TX data
FIFO is full, and another write is attempted.
TX Data FIFO Available Interrupt (TDFA). Generated when the TX data
FIFO available space is greater than the programmed level.
TX Status FIFO Full Interrupt (TSFF). Generated when the TX Status
FIFO is full.
TX Status FIFO Level Interrupt (TSFL). Generated when the TX Status
FIFO reaches the programmed level.
RX Dropped Frame Interrupt (RXDF_INT). This interrupt is issued
whenever a receive frame is dropped.
Reserved
RX Status FIFO Full Interrupt (RSFF). Generated when the RX Status
FIFO is full.
RX Status FIFO Level Interrupt (RSFL). Generated when the RX Status
FIFO reaches the programmed level.
GPIO [2:0] (GPIOx_INT). Interrupts are generated from the GPIO’s.
These interrupts are configured through the GPIO_CFG register.
DESCRIPTION
DATASHEET
84
High-Performance 16-bit Non-PCI 10/100 Ethernet Controller with Variable Voltage I/O
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
R/WC
TYPE
RO
RO
SMSC LAN9221/LAN9221i
DEFAULT
Datasheet
000
0
0
0
0
0
0
0
-
-