ATF750C ATMEL [ATMEL Corporation], ATF750C Datasheet - Page 10

no-image

ATF750C

Manufacturer Part Number
ATF750C
Description
High-speed Complex Programmable Logic Device
Manufacturer
ATMEL [ATMEL Corporation]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ATF750C-10JC
Manufacturer:
Atmel
Quantity:
10 000
Company:
Part Number:
ATF750C-10JC
Quantity:
199
Part Number:
ATF750C-10JI
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATF750C-10JU
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATF750C-10PU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATF750C-10SU
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATF750C-15GM
Quantity:
286
Part Number:
ATF750C-15GM/883
Manufacturer:
ATMEL
Quantity:
32
Part Number:
ATF750C-15JC
Manufacturer:
Atmel
Quantity:
10 000
Part Number:
ATF750C-15JC
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Company:
Part Number:
ATF750C-15JC
Quantity:
306
Part Number:
ATF750C-15SC
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATF750C-15SI
Quantity:
7 000
Part Number:
ATF750C-15SI
Manufacturer:
ATMEL/爱特梅尔
Quantity:
20 000
Part Number:
ATF750C-7JC
Manufacturer:
ATMEL
Quantity:
5 510
Part Number:
ATF750C-7JC
Manufacturer:
SWIRE
Quantity:
5 510
Preload of Registered Outputs
The ATF750C(L)’s registers are provided with circuitry to
allow loading of each register asynchronously with either a
high or a low. This feature will simplify testing since any
state can be forced into the registers to control test
sequencing. A V
Power-up Reset
The registers in the ATF750C(L)s are designed to reset
during power-up. At a point delayed slightly from V
ing V
put state will depend on the polarity of the output buffer.
This feature is critical for state machine initialization. How-
ever, due to the asynchronous nature of reset and the
uncertainty of how V
lowing conditions are required:
1. The V
2. After reset occurs, all input and feedback setup
3. The clock pin, or signals from which clock terms are
Pin Capacitance
f = 1 MHz, T = 25°C
Note:
10
C
C
IN
OUT
Output Pin during Preload Cycle
times must be met before driving the clock terms or
pin high, and
derived, must remain stable during t
RST
Level Forced on Registered
1. Typical values for nominal supply voltage. This parameter is only sampled and is not 100% tested.
, all registers will be reset to the low state. The out-
CC
rise must be monotonic,
IH
V
V
V
V
level on the I/O pin will force the register
IH
IL
IH
IL
(1)
CC
ATF750C(L)
actually rises in the system, the fol-
Typ
5
6
PR
Select Pin State
.
High
High
Low
Low
Max
8
8
CC
cross-
Register #0 State after Cycle
high; a V
ity. The PRELOAD state is entered by placing a 10.25V to
10.75V signal on pin 8 on DIPs, and lead 10 on SMDs.
When the clock term is pulsed high, the data on the I/O
pins is placed into the register chosen by the select pin.
Parameter
t
V
PR
RST
Units
pF
pF
High
IL
Low
X
X
will force it low, independent of the output polar-
Description
Power-up Reset Time
Power-up Reset Voltage
Conditions
V
V
OUT
IN
= 0V
= 0V
Register #1 State after Cycle
Typ
600
3.8
High
Low
X
X
1000
Max
4.5
Units
ns
V

Related parts for ATF750C