HI3318JIB INTERSIL [Intersil Corporation], HI3318JIB Datasheet
HI3318JIB
Related parts for HI3318JIB
HI3318JIB Summary of contents
Page 1
... Sampling Rate at 5V Supply . . . . . . . . . . . . . . . . 15MHz • 8-Bit Latched Three-State Output with Overflow Bit • Accuracy (Typ • Single Supply Voltage . . . . . . . . . . . . . . . . . . 4V to 7.5V • Linearity (INL): - HI3318JIP . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 LSB - HI3318JIB . . . . . . . . . . . . . . . . . . . . . . . . . . . 1.5 LSB • Sampling Rate: - HI3318JIP . . . . . . . . . . . . . . . . . . . . . . . 15MHz (67ns) - HI3318JIB . . . . . . . . . . . . . . . . . . . . . . . 15MHz (67ns) • Video Digitizing • High-Speed A/D Conversion • ...
Page 2
Functional Block Diagram ANALOG SUPPLY REF / REF REF 2 ...
Page 3
Absolute Maximum Ratings Supply Voltage Range ( -0. (Referenced Terminal, Whichever is SS ...
Page 4
Electrical Specifications All Reference Points Adjusted, Unless Otherwise Specified (Continued) PARAMETER DIGITAL INPUTS Low Level Input Voltage CE1, CE2 Phase, CLK High Level Input Voltage CE1, CE2 Phase, CLK Input Leakage ...
Page 5
Timing Waveforms (Continued) CE1 CE2 t DIS BITS DATA OF AUTO BALANCE CLOCK NO MAX LIMIT DATA FIGURE 3A. STANDBY IN INDEFINITE AUTO BALANCE (SHOWN WITH PHASE = LOW) SAMPLE CLOCK N 500ns MAX DATA FIGURE 3B. ...
Page 6
Typical Performance Curves (MHz) S FIGURE 4. DEVICE CURRENT vs SAMPLE FREQUENCY 8 15MHz 1MHz S I 7.8 7.6 7.4 7.2 7.0 6.8 6.6 6.4 6.2 ...
Page 7
Typical Performance Curves 8.0 7.6 7.2 6.8 6.4 6.0 5.6 5.2 4.8 4.4 4.0 Pin Descriptions PIN NAME DESCRIPTION 1 B1 Bit 1 (LSB Bit Bit Bit Bit 5 ...
Page 8
The cascaded auto-balance (CAB) technique, used here, increases comparator sensitivity and temperature tracking. In the “Sample Unknown” phase, all ladder tap switches ...
Page 9
Point Trims The / , / and / points on the reference ladder are brought out for linearity adjusting or if the user wishes to create a nonlinear transfer function. The ...
Page 10
REF +5V V IN1 0V TO 6.4V MID-POINT 6.4V REF DRIVER A +5V A FIGURE 13. USING TWO HI3318s FOR 9-BIT RESOLUTION 4.7 F/10V TANTALUM A +4V TO +6.5V REFERENCE OPTIONAL CAP (SEE TEXT) 0.01 F CLOCK SOURCE INPUT ...
Page 11
SIGNAL SOURCE SIGNAL GROUND - ANALOG SUPPLIES FIGURE 15. TYPICAL SYSTEM GROUNDING/BYPASSING 75 1V P-P VIDEO INPUT 75 NOTE: Ground-planing and tight layout are extremely important. FIGURE 16. TYPICAL HIGH BANDWIDTH AMPLIFIER FOR DRIVING THE HI3318 HI3318 V IN AMP ...
Page 12
INPUT VOLTAGE CODE V V REF REF DESCRIPTION 6.40V (V) 5.12V (V) Zero 0.00 0.00 1 LSB 0.025 0.02 2 LSB 0.05 0. Full Scale 1.60 1. Full Scale - 1 LSB 3.175 ...