X9448WP24 INTERSIL [Intersil Corporation], X9448WP24 Datasheet - Page 12

no-image

X9448WP24

Manufacturer Part Number
X9448WP24
Description
Mixed Signal with 2-Wire Interface
Manufacturer
INTERSIL [Intersil Corporation]
Datasheet
Output Timing
XDCP Timing (for All Load Instructions)
XDCP Timing (for Increment/Decrement Instruction)
Write Protect and Device Address Pins Timing
VWx
SDA
SCL
VWx
SDA
SDA
SCL
SCL
Wiper Register Address
A0, A1
A2, A3
SDA
SCL
WP
12
(START)
t
AA
t
SU:WPA
Inc/Dec
X9448
(Any Instruction)
LSB
...
...
...
t
WRL
t
HD:WPA
(STOP)
t
t
DH
WRID
Inc/Dec
(STOP)
April 18, 2005
FN8201.0

Related parts for X9448WP24