W83194R-58 WINBOND [Winbond], W83194R-58 Datasheet - Page 3

no-image

W83194R-58

Manufacturer Part Number
W83194R-58
Description
100 MHZ AGP CLOCK FOR VIA CHIPSET
Manufacturer
WINBOND [Winbond]
Datasheet
5.0 PIN DESCRIPTION
IN - Input
OUT - Output
I/O - Bi-directional Pin
# - Active Low
* - Internal 250k
5.1 Crystal I/O
5.2 CPU, SDRAM, PCI Clock Outputs
PCICLK_F/ *FS1
PCICLK 0/ *FS2
CPUCLK [ 0:3 ]
PCICLK [ 1:4 ]
SDRAM [ 0:9]
CPU_STOP#
PCI_STOP#
SDRAM11/
SDRAM10/
AGP[ 0:1]
SYMBOL
SYMBOL
Xout
Xin
pull-up
40, 41, 43,
20, 21, 28,
29, 31, 32,
34, 35, 37,
10, 11, 12,
15, 47
PIN
PIN
44
17
18
38
13
4
5
7
8
OUT Crystal output at 14.318 MHz nominally.
OUT Low skew (< 250 pS) clock outputs for host frequencies
OUT Accelerate Graphic Port clock outputs
OUT Low skew (< 250 pS) PCI clock outputs.
I/O
I/O
I/O If MODE = 1 (default), then this pin is a SDRAM clock
I/O If MODE = 1 (default), then this pin is a SDRAM clock
I/O Latched input for FS1 at initial power up for H/W selecting
I/O Latched input for FS2 at initial power up for H/W selecting
IN Crystal input with internal loading capacitors and feedback
O
resistors.
such as CPU, Chipset and Cache. V
voltage for these outputs.
buffered output of the crystal. If MODE = 0, then this pin is
CPU_STOP# input used in power management mode for
synchronously stopping the all CPU clocks.
output. If MODE = 0, then this pin is PCI_STOP # and
used in power management mode for synchronously
stopping the all PCI clocks.
SDRAM clock outputs which have the same frequency as
CPU clocks.
the output frequency of CPU, SDRAM and PCI clocks.
Free running PCI clock during normal operation.
the output frequency of CPU, SDRAM and PCI clocks.
PCI clock during normal operation.
- 3 -
Preliminary W83194R-37/-58
FUNCTION
FUNCTION
Publication Release Date: April 1999
DD
q2b is the supply
Revision A1

Related parts for W83194R-58