MC68HC11E Motorola, MC68HC11E Datasheet - Page 247

no-image

MC68HC11E

Manufacturer Part Number
MC68HC11E
Description
Microcontrollers
Manufacturer
Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC11E0CFN2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC11E0CFN2
Quantity:
17
Part Number:
MC68HC11E0CFN3
Manufacturer:
MOT
Quantity:
119
Part Number:
MC68HC11E0CFN3
0
Part Number:
MC68HC11E0CFN3R2
Manufacturer:
FREESCALE
Quantity:
1 831
Part Number:
MC68HC11E0CFNE2
Manufacturer:
FREESCALE
Quantity:
6 221
Part Number:
MC68HC11E0CFNE2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC11E0CFNE2R
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC11E0CFNE3
Manufacturer:
FREESCALE
Quantity:
6 249
Part Number:
MC68HC11E0CFNE3
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC11E0CFNE3R
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68HC11E1
Manufacturer:
MOTOLOLA
Quantity:
591
Bootloading
a Program
to Perform
a ROM Checksum
Inherent Delays
Caused
by Double
Buffering
of SCI Data
AN1060 — Rev. 1.0
MOTOROLA
The port pins that are used for EPROM data I/O lines may be inputs or
outputs, depending on the pin that is emulating the EPROM output
enable pin (OE). To make these data pins appear as high-impedance
inputs as they would on a non-EPROM part in reset, connect the
PB7/(OE) pin to a pullup resistor.
The bootloader ROM must be turned off before performing the
checksum program. To remove the boot ROM from the memory map,
clear the RBOOT bit in the HPRIO register. This is normally a write-
protected bit that is 0, but in bootstrap mode it is reset to 1 and can be
written. If the boot ROM is not disabled, the checksum routine will read
the contents of the boot ROM rather than the user’s mask ROM or
EPROM at the same addresses.
This problem is troublesome in cases where one MCU is bootloading to
another MCU.
Because of transmitter double buffering, there may be one character in
the serial shifter as a new character is written into the transmit data
register. In cases such as downloading in which this 2-character pipeline
is kept full, a 2-character time delay occurs between when a character is
written to the transmit data register and when that character finishes
transmitting. A little more than one more character time delay occurs
between the target MCU receiving the character and echoing it back. If
the master MCU waits for the echo of each downloaded character before
sending the next one, the download process takes about twice as long
as it would if transmission is treated as a separate process or if verify
data is ignored.
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
Application Note
247

Related parts for MC68HC11E