MC68EC000 Motorola, MC68EC000 Datasheet - Page 125
MC68EC000
Manufacturer Part Number
MC68EC000
Description
Core Processor (SCM 68000)
Manufacturer
Motorola
Datasheet
1.MC68EC000.pdf
(145 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68EC000AA10
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68EC000AA12
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68EC000AA16
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000AA16
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC68EC000AA16R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68EC000AA20
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000CFU10
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Company:
Part Number:
MC68EC000EI10
Manufacturer:
MOT
Quantity:
6 239
Company:
Part Number:
MC68EC000EI16
Manufacturer:
FREESCALE
Quantity:
450
Company:
Part Number:
MC68EC000EI16
Manufacturer:
Freescale Semiconductor
Quantity:
135
16-Bit Instruction Execution Times
6.6 SHIFT/ROTATE INSTRUCTION EXECUTION TIMES
Table 6-7 lists the timing data for the shift and rotate instructions. The total number of clock
periods, the number of read cycles, and the number of write cycles are shown in the previ-
ously described format. The number of clock periods, the number of read cycles, and the
number of write cycles, respectively, must be added to those of the effective address calcu-
lation where indicated by a plus sign (+).
6.7 BIT MANIPULATION INSTRUCTION EXECUTION TIMES
Table 6-8 lists the timing data for the bit manipulation instructions. The total number of clock
periods, the number of read cycles, and the number of write cycles are shown in the previ-
ously described format. The number of clock periods, the number of read cycles, and the
number of write cycles, respectively, must be added to those of the effective address calcu-
lation where indicated by a plus sign (+).
6-6
BCHG
BCLR
BSET
BTST
+ Add effective address calculation time.
* Indicates maximum value—data addressing mode only.
Instruction
Table 6-8. Bit Manipulation Instruction Execution Times
ASR, ASL
LSR, LSL
ROR, ROL
ROXR, ROXL
+ Add effective address calculation time for word operands.
n is the shift count.
Table 6-7. Shift/Rotate Instruction Execution Times
Instruction
Long
Long
Long
Long
Size
Byte
Byte
Byte
Byte
Freescale Semiconductor, Inc.
EC000 CORE PROCESSOR USER’S MANUAL
For More Information On This Product,
Byte, Word
Byte, Word
Byte, Word
Byte, Word
Go to: www.freescale.com
Register
10(1/0)*
Long
Long
Long
Long
Size
8(1/0)*
8(1/0)*
6(1/0)
—
—
—
—
Dynamic
Memory
6+2n(1/0)
8+2n(1/0)
6+2n(1/0)
8+2n(1/0)
6+2n(1/0)
8+2n(1/0)
6+2n(1/0)
8+2n(1/0)
8(1/1)+
8(1/1)+
8(1/1)+
4(1/0)+
Register
—
—
—
—
Register
12(2/0)*
14(2/0)*
12(2/0)*
10(2/0)
—
—
—
—
Memory
8(1/1)+
8(1/1)+
8(1/1)+
8(1/1)+
—
—
—
—
Static
Memory
12(2/1)+
12(2/1)+
12(2/1)+
8(2/0)+
—
—
—
—
MOTOROLA