SAA7134 Philips Semiconductors, SAA7134 Datasheet - Page 34

no-image

SAA7134

Manufacturer Part Number
SAA7134
Description
PCI audio and video broadcast decoder
Manufacturer
Philips Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
SAA7134H/V2
Manufacturer:
NXP
Quantity:
12 000
Part Number:
SAA7134HL
Manufacturer:
PHILIPS
Quantity:
2 135
Part Number:
SAA7134HL
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
SAA7134HL/V1
Manufacturer:
PHILIPS
Quantity:
1 831
Part Number:
SAA7134HL/V1,518
Manufacturer:
Sigma Designs Inc
Quantity:
10 000
Part Number:
SAA7134HL/V1,557
Manufacturer:
Sigma Designs Inc
Quantity:
10 000
Philips Semiconductors
7.9.2
The PCI system reset and ACPI power management
state D3 is propagated to peripheral devices by the
dedicated pin PROP_RST. This signal is switched to
active LOW by reset and D3, and is only switched HIGH
under control of the device driver ‘by will’. The intention is
that peripheral devices will use signal PROP_RST as
Chip-Enable (CE). The peripheral devices should enter a
low power consumption state if pin PROP_RST = LOW,
and reset into default setting at the rising edge.
7.9.3
The SAA7134HL offers a set of General Purpose
Input/Output (GPIO) pins, to interface to on-board
peripheral circuits. These GPIOs are intended to take over
dedicated functions:
Any GPIO pin that is not used for a dedicated function is
available for direct read and write access via the PCI-bus.
Any GPIO pin can be selected individually as input or
output (masked write). By these means, very tailored
interfacing to peripheral devices can be created via the
SAA7134HL capture driver running on Windows operating
systems.
At system reset (PCI reset) all GPIO pins will be set to
3-state and input, and the logic level present on the GPIO
pins at that moment will be saved into a special ‘strap’
register. All GPIO pins have an internal pull-down resistor
(LOW level), but can be strapped externally with a 4.7 k
resistor to the supply voltage (HIGH level). The device
driver can investigate the strap register for information
about the hardware configuration of a given board.
8
The SAA7134HL has built-in logic and five dedicated pins
to support boundary scan testing which allows board
testing without special hardware (nails).
2002 Dec 17
Digital video port output: 8-bit or 16-bit wide (including
raw DTV)
Digital audio serial output: i.e. I
Transport stream input: parallel or serial (also applicable
as I
Peripheral interrupt input: four GPIO pins of the
SAA7134HL can be enabled to raise an interrupt on the
PCI-bus. By this means, peripheral devices can directly
intercept with the device driver on changed status or
error conditions.
PCI audio and video broadcast decoder
BOUNDARY SCAN TEST
2
S-bus input)
P
GPIO
ROPAGATE RESET
2
S-bus output
34
The SAA7134HL follows the “IEEE Std. 1149.1 - Standard
Test Access Port and Boundary - Scan Architecture” set by
the Joint Test Action Group (JTAG) chaired by Philips.
The 5 special pins are: Test Mode Select (TMS), Test
Clock (TCK), Test Reset (TRST), Test Data Input (TDI)
and Test Data Output (TDO).
The Boundary Scan Test (BST) functions BYPASS,
EXTEST, SAMPLE, CLAMP and IDCODE are all
supported (see Table 15). Details about the JTAG
BST-test can be found in the specification “ IEEE Std.
1149.1” . A file containing the detailed Boundary Scan
Description Language (BSDL) description of the
SAA7134HL is available on request.
8.1
The Test Access Port (TAP) controller of an IC should be
in the reset state (TEST_LOGIC_RESET) when the IC is
in the functional mode. This reset state also forces the
instruction register into a functional instruction such as
IDCODE or BYPASS.
To solve the power-up reset, the standard specifies that
the TAP controller will be forced asynchronously to the
TEST_LOGIC_RESET state by setting pin TRST to LOW
level.
8.2
When the IDCODE instruction is loaded into the BST
instruction register, the identification register will be
connected internally between pins TDI and TDO of the IC.
The identification register will load a component specific
code during the CAPTURE_DATA_REGISTER state of
the TAP controller and this code can subsequently be
shifted out. At board level, this code can be used to verify
component manufacturer, type and version number. The
device identification register contains 32 bits, numbered
31 to 0, where bit 31 is the most significant bit (nearest to
TDI) and bit 0 is the least significant bit (nearest to TDO);
see Fig.16.
A device identification register is specified in “IEEE Std.
1149.1b-1994” . It is a 32-bit register which contains fields
for the specification of the IC manufacturer, the IC part
number and the IC version number. Its biggest advantage
is the possibility to check for the correct ICs mounted after
production and determination of the version number of ICs
during field service.
Initialization of boundary scan circuit
Device identification codes
SAA7134HL
Product specification

Related parts for SAA7134