PCA9545 Philips Semiconductors, PCA9545 Datasheet - Page 11

no-image

PCA9545

Manufacturer Part Number
PCA9545
Description
4-channel I2C switch with interrupt logic and reset
Manufacturer
Philips Semiconductors
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PCA9545A
Manufacturer:
PHI
Quantity:
20 000
Part Number:
PCA9545AD
Manufacturer:
NXP
Quantity:
20 000
Part Number:
PCA9545AD,118
Manufacturer:
NXP/恩智浦
Quantity:
20 000
Part Number:
PCA9545ADGVR
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
PCA9545ADW
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
PCA9545ADWR
Manufacturer:
NXP
Quantity:
59
Part Number:
PCA9545AGQNR
Manufacturer:
Texas Instruments
Quantity:
10 000
Part Number:
PCA9545APW
Manufacturer:
Philips
Quantity:
842
Part Number:
PCA9545APW
0
Company:
Part Number:
PCA9545APW
Quantity:
2 812
Part Number:
PCA9545APWR
Manufacturer:
Texas Instruments
Quantity:
1 791
Part Number:
PCA9545APWR
Manufacturer:
MICREL
Quantity:
3 100
Part Number:
PCA9545APWR
0
Company:
Part Number:
PCA9545APWR
Quantity:
20 000
Part Number:
PCA9545APWЈ¬112
Manufacturer:
NXP
Quantity:
2 113
Part Number:
PCA9545AZQNR
Manufacturer:
Texas Instruments
Quantity:
10 000
1. Pass gate propagation delay is calculated from the 20
2. A device must internally provide a hold time of at least 300 ns for the SDA signal (referred to the VIH
3. C
Philips Semiconductors
AC CHARACTERISTICS
NOTES:
2002 Mar 28
SYMBOL
t
t
t
t
t
RESET
4-channel I
t
t
t
t
VD:DATH
REC:STA
VD:DATL
t
HD;STA
SU;STO
HD;DAT
SU;DAT
VD:ACK
the undefined region of the falling edge of SCL.
SU;STA
t
WL(rst)
t
H
f
t
L
HIGH
LOW
INT
BUF
t
SCL
b
t
C
t
t
t
t
SP
t
pwr
pd
pwr
rst
R
F
iv
ir
b
= total capacitance of one bus line in pF.
SDA
SCL
Propagation delay from SDA to SD
SCL clock frequency
Bus free time between a STOP and START condition
Hold time (repeated) START condition
After this period, the first clock pulse is generated
LOW period of the SCL clock
HIGH period of the SCL clock
Set-up time for a repeated START condition
Set-up time for STOP condition
Data hold time
Data set-up time
Rise time of both SDA and SCL signals
Fall time of both SDA and SCL signals
Capacitive load for each bus line
Pulse width of spikes which must be suppressed
by the input filter
Data valid (HL)
Data valid (LH)
Data valid Acknowledge
INTn to INT active valid time
INTn to INT inactive delay time
LOW level pulse width rejection or INTn inputs
HIGH level pulse width rejection or INTn inputs
Pulse width low reset
Reset time (SDA clear)
Recovery to Start
P
t
BUF
2
C switch with interrupt logic and reset
S
t
HD;STA
PARAMETER
t
LOW
t
t
Figure 13. Definition of timing on the I
R
HD;DAT
n
or SCL to SC
typical R
t
HIGH
n
ON
t
F
11
and the 15 pF load capacitance.
t
SU;DAT
STANDARD-MODE
MIN
250
500
4.7
4.0
4.7
4.0
4.7
4.0
0.5
0
0
1
4
0
2
I
2
C-BUS
2
C-bus
Sr
MAX
1000
0.3
3.45
100
300
400
0.6
50
1
1
4
2
1
t
SU;STA
t
HD;STA
20 + 0.1C
20 + 0.1C
FAST-MODE I
min
MIN
100
500
1.3
0.6
1.3
0.6
0.6
0.6
0.5
0
of the SCL signal) in order to bridge
0
1
4
0
2
b
b
3
3
t
SP
2
t
SU;STO
C-BUS
MAX
0.3
400
300
300
400
0.9
0.6
50
1
1
4
2
1
PCA9545
853-2302 27311
SU00645
P
Product data
UNIT
kHz
ns
ns
ns
ns
ns
ns
ns
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s
s

Related parts for PCA9545