74LV125 Philips, 74LV125 Datasheet - Page 2

no-image

74LV125

Manufacturer Part Number
74LV125
Description
Quad buffer/line driver 3-State
Manufacturer
Philips
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
74LV125
Manufacturer:
FAIRCHILD/仙童
Quantity:
20 000
Part Number:
74LV1250
Manufacturer:
AD
Quantity:
3
Part Number:
74LV125A
Manufacturer:
TI/德州仪器
Quantity:
20 000
Part Number:
74LV125D
Manufacturer:
NIPPON
Quantity:
15 562
Part Number:
74LV125D
Manufacturer:
PHI
Quantity:
2 432
Part Number:
74LV125D
Manufacturer:
飞利蒲
Quantity:
20 000
Part Number:
74LV125N112
Manufacturer:
NXP Semiconductors
Quantity:
1 951
Part Number:
74LV125PW
Manufacturer:
MURATA
Quantity:
600 000
Part Number:
74LV125PW
Manufacturer:
NXP/恩智浦
Quantity:
20 000
1. C
Philips Semiconductors
FEATURES
QUICK REFERENCE DATA
GND = 0 V; T
NOTE:
ORDERING INFORMATION
PIN DESCRIPTION
14-Pin Plastic DIL
14-Pin Plastic SO
14-Pin Plastic SSOP Type II
14-Pin Plastic TSSOP Type I
1, 4, 10, 13
2, 5, 9, 12
3, 6, 8, 11
7
14
1998 Apr 28
NUMBER
Wide operating voltage: 1.0 to 5.5 V
Optimized for Low Voltage applications: 1.0 to 3.6 V
Accepts TTL input levels between V
Typical V
T
Typical V
T
Output capability: bus driver
I
Quad buffer/line driver (3-State)
CC
P
f
f
amb
amb
i
o
PD
D
= input frequency in MHz; C
PIN
= output frequency in MHz; V
(C
category: MSI
= C
= 25 C.
= 25 C.
SYMBOL
t
is used to determine the dynamic power dissipation (P
L
PHL
C
PD
OLP
OHV
C
V
PD
/t
PACKAGES
I
CC
amb
PLH
1OE – 4OE Data enable inputs (active LOW)
V
(output ground bounce) < 0.8 V at V
2
SYMBOL
(output V
1A – 4A
1Y – 4Y
CC
= 25 C; t
GND
V
f
2
o
CC
) = sum of the outputs.
f
i
) (C
OH
Propagation delay
nA to nY
Input capacitance
Power dissipation capacitance per buffer
r
= t
undershoot) > 2 V at V
Data inputs
Data Outputs
Ground (0 V)
Positive supply voltage
f
L
L
2.5 ns
= output load capacitance in pF;
CC
V
NAME AND FUNCTION
CC
CC
= supply voltage in V;
PARAMETER
2
TEMPERATURE RANGE
= 2.7 V and V
f
o
–40 C to +125 C
–40 C to +125 C
–40 C to +125 C
–40 C to +125 C
) where:
CC
CC
= 3.3 V,
= 3.3 V,
CC
= 3.6 V
D
in W)
OUTSIDE NORTH AMERICA
C
V
V
V
L
CC
CC
I
= GND to V
2
= 15 pF;
= 3.3 V
= 3.3 V;
DESCRIPTION
The 74LV125 is a low-voltage Si-gate CMOS device and is pin and
function compatible with 74HC/HCT125.
The 74LV125 consists of four non-inverting buffers/line drivers with
3-state outputs. The 3-state outputs (nY) are controlled by the output
enable input (nOE). A HIGH at nOE causes the outputs to assume a
high impedance OFF-state.
FUNCTION TABLE
NOTES:
H = HIGH voltage level
L = LOW voltage level
X = don’t care
Z = high impedance OFF-state
74LV125 DB
74LV125 PW
CONDITIONS
74LV125 N
74LV125 D
CC
nOE
1
H
L
L
INPUTS
NORTH AMERICA
74LV125PW DH
74LV125 DB
74LV125 N
74LV125 D
nA
H
X
L
TYPICAL
3.5
22
9
Product specification
74LV125
853–1901 19290
PKG. DWG. #
OUTPUT
SOT108-1
SOT337-1
SOT402-1
SOT27-1
nY
H
L
Z
UNIT
pF
pF
ns

Related parts for 74LV125