CAT24WC01 Catalyst Semiconductor, CAT24WC01 Datasheet - Page 8
![no-image](/images/manufacturer_photos/0/1/126/catalyst_semiconductor_sml.jpg)
CAT24WC01
Manufacturer Part Number
CAT24WC01
Description
1K/2K/4K/8K/16K-Bit Serial E2PROM
Manufacturer
Catalyst Semiconductor
Datasheet
1.CAT24WC01.pdf
(9 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
CAT24WC01J-TE13
Manufacturer:
HOLTEK
Quantity:
6 000
Part Number:
CAT24WC01J-TE13
Manufacturer:
CATALYST
Quantity:
20 000
Part Number:
CAT24WC01JI
Manufacturer:
CATALYS
Quantity:
20 000
Company:
Part Number:
CAT24WC01JI-TE13
Manufacturer:
ON
Quantity:
9 200
Company:
Part Number:
CAT24WC01LI
Manufacturer:
CSI
Quantity:
26 000
Part Number:
CAT24WC01LI
Manufacturer:
CATALYST
Quantity:
20 000
Part Number:
CAT24WC01W
Manufacturer:
CATALYST
Quantity:
20 000
clock out data. After the CAT24WC01/02/04/08/16 re-
ceives its slave address information (with the R/W bit set
to one), it issues an acknowledge, then transmits the 8-
bit byte requested. The master device does not send an
acknowledge but will generate a STOP condition.
Selective Read
Selective READ operations allow the Master device to
select at random any memory location for a READ
operation. The Master device first performs a ‘dummy’
write operation by sending the START condition, slave
address and byte address of the location it wishes to
read. After the CAT24WC01/02/04/08/16 acknowledge
the word address, the Master device resends the START
condition and the slave address, this time with the R/W
bit set to one. The CAT24WC01/02/04/08/16 then re-
sponds with its acknowledge and sends the 8-bit byte
requested. The master device does not send an ac-
knowledge but will generate a STOP condition.
Figure 8. Immediate Address Read Timing
Doc. No. 25051-00 3/98 S-1
SDA
SCL
BUS ACTIVITY:
SDA LINE
MASTER
DATA OUT
8TH BIT
8
S
R
S
T
A
T
ADDRESS
SLAVE
8
Sequential Read
The Sequential READ operation can be initiated by
either the immediate Address READ or Selective READ
operations. After the 24WC01/02/04/08/16 sends initial
8-bit byte requested, the Master will respond with an
acknowledge which tells the device it requires more
data. The CAT24WC01/02/04/08/16 will continue to
output an 8-bit byte for each acknowledge sent by the
Master. The operation is terminated when the Master
fails to respond with an acknowledge, thus sending the
STOP condition.
The data being transmitted from the CAT24WC01/02/
04/08/16 is outputted sequentially with data from ad-
dress N followed by data from address N+1. The READ
operation address counter increments all of the
CAT24WC01/02/04/08/16 address bits so that the en-
tire memory array can be read during one operation. If
more than the E (where E = 127 for 24WC01, 255 for
24WC02, 511 for 24WC04, 1023 for 24WC08, and 2047
for 24WC16) bytes are read out, the counter will “wrap
around” and continue to clock out data bytes.
A
C
K
NO ACK
9
DATA
N
O
C
A
K
P
O
S
T
P
STOP
5020 FHD F10