MC74VHC08DTR2G ON Semiconductor, MC74VHC08DTR2G Datasheet

no-image

MC74VHC08DTR2G

Manufacturer Part Number
MC74VHC08DTR2G
Description
IC GATE AND QUAD 2INPUT 14-TSSOP
Manufacturer
ON Semiconductor
Series
74VHCr
Datasheet

Specifications of MC74VHC08DTR2G

Logic Type
AND Gate
Number Of Inputs
2
Number Of Circuits
4
Current - Output High, Low
8mA, 8mA
Voltage - Supply
2 V ~ 5.5 V
Operating Temperature
-55°C ~ 125°C
Mounting Type
Surface Mount
Package / Case
14-TSSOP
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC74VHC08DTR2G
Manufacturer:
ON Semiconductor
Quantity:
1 850
Part Number:
MC74VHC08DTR2G
Manufacturer:
ON/安森美
Quantity:
20 000
Company:
Part Number:
MC74VHC08DTR2G
Quantity:
2 500
Company:
Part Number:
MC74VHC08DTR2G
Quantity:
1 070
Company:
Part Number:
MC74VHC08DTR2G
Quantity:
184
MC74VHC08
Quad 2-Input AND Gate
gate fabricated with silicon gate CMOS technology. It achieves high
speed operation similar to equivalent Bipolar Schottky TTL while
maintaining CMOS low power dissipation.
output which provides high noise immunity and stable output. The
inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V
systems to 3.0 V systems.
Features
© Semiconductor Components Industries, LLC, 2008
July, 2008 − Rev. 7
The MC74VHC08 is an advanced high speed CMOS 2−input AND
The internal circuit is composed of three stages, including a buffer
High Speed: t
Low Power Dissipation: I
High Noise Immunity: V
Power Down Protection Provided on Inputs
Balanced Propagation Delays
Designed for 2.0 V to 5.5 V Operating Range
Low Noise: V
Pin and Function Compatible with Other Standard Logic Families
Latchup Performance Exceeds 300 mA
ESD Performance:
Chip Complexity: 24 FETs or 6 Equivalent Gates
Pb−Free Packages are Available*
Figure 2. Pinout: 14−Lead Packages
A1
B1
A2
B2
A3
B3
A4
B4
V
A1
14
CC
1
1
2
4
5
9
10
12
13
Figure 1. Logic Diagram
B4
B1
13
2
Human Body Model > 2000 V;
Machine Model > 200 V
PD
OLP
A4
12
Y1
3
(Top View)
= 4.3 ns (Typ) at V
= 0.8 V (Max)
Y4
A2
11
4
NIH
B3
B2
10
CC
5
= 2.0 mA (Max) at T
= V
A3
Y2
9
6
NIL
11
3
6
8
GND
CC
Y3
= 28% V
8
7
Y1
Y2
Y3
Y4
= 5.0 V
Y = AB
CC
A
= 25°C
1
See detailed ordering and shipping information in the package
dimensions section on page 4 of this data sheet.
14
14
CASE 751A
CASE 948G
SOEIAJ−14
DT SUFFIX
(Note: Microdot may be in either loca-
tion)
M SUFFIX
CASE 965
D SUFFIX
SOIC−14
TSSOP
ORDERING INFORMATION
A
WL, L
Y
WW, W = Work Week
G or G = Pb−Free Package
1
A
H
H
L
L
1
http://onsemi.com
FUNCTION TABLE
Inputs
= Assembly Location
= Wafer Lot
= Year
B
H
H
L
L
Publication Order Number:
14
14
1
1
Output
14
DIAGRAMS
MARKING
1
H
Y
74VHC08
L
L
L
AWLYWW
ALYWG
VHC08G
MC74VHC08/D
ALYW G
VHC
08
G

Related parts for MC74VHC08DTR2G

MC74VHC08DTR2G Summary of contents

Page 1

MC74VHC08 Quad 2-Input AND Gate The MC74VHC08 is an advanced high speed CMOS 2−input AND gate fabricated with silicon gate CMOS technology. It achieves high speed operation similar to equivalent Bipolar Schottky TTL while maintaining CMOS low power dissipation. The ...

Page 2

MAXIMUM RATINGS Î Î Î Î Î Î Î Î Î Î Î Î Î Î Î ...

Page 3

AC ELECTRICAL CHARACTERISTICS Î Î Î Î ...

Page 4

... ORDERING INFORMATION Device MC74VHC08DR2 MC74VHC08DR2G MC74VHC08DTR2 MC74VHC08DTR2G MC74VHC08MEL MC74VHC08MELG †For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. *This package is inherently Pb−Free. Package SOIC−14 SOIC−14 (Pb−Free) TSSOP− ...

Page 5

... G −T− SEATING 14 PL PLANE 0.25 (0.010 14X 0.58 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS SOIC−14 CASE 751A−03 ISSUE 0.25 (0.010 ...

Page 6

... S A −V− C 0.10 (0.004) −T− G SEATING D PLANE 14X 0.36 *For additional information on our Pb−Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D. PACKAGE DIMENSIONS TSSOP−14 CASE 948G−01 ISSUE 0.25 (0.010) ...

Page 7

... Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner. PUBLICATION ORDERING INFORMATION LITERATURE FULFILLMENT: Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303−675−2175 or 800−344−3860 Toll Free USA/Canada Fax: 303− ...

Related keywords