apa2068ka Anpec Electronics Corporation, apa2068ka Datasheet - Page 18
![no-image](/images/no-image-200.jpg)
apa2068ka
Manufacturer Part Number
apa2068ka
Description
Stereo 2.6w Audio Power Amplifier With Dc_volume Control
Manufacturer
Anpec Electronics Corporation
Datasheet
1.APA2068KA.pdf
(27 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
apa2068kaI-TRG
Manufacturer:
WALSIN
Quantity:
7 122
Part Number:
apa2068kaL-TRL
Manufacturer:
茂达
Quantity:
20 000
APA2068
Output SE/BTL Operation (Cont.)
output impedance state, which configures the
APA2068 as SE driver from OUT+. I
approximately one-half in SE mode.
Control of the SE/BTL input can be a logic-level TTL
source or a resistor divider network or the stereo
headphone jack with switch pin as shown in Application
Circuit.
In Figure 2, input SE/BTL operates as follows :
When the phonejack plug is inserted, the 1k resistor
is disconnected and the SE/BTL input is pulled high
and enables the SE mode. When the input goes high,
the OUT- amplifier is shutdown causing the speaker to
mute. The OUT+ amplifier then drives through the
output capacitor (C
there is no headphone plugged into the system, the
contact pin of the headphone jack is connnected from
the signal pin, the voltage divider set up by resistors
100k
SE/BTL pin, enabling the BTL function.
Volume Control Function
APA2068 has an internal stereo volume control whose
setting is a function of the DC voltage applied to the
VOLUME input pin. The APA2068 volume control
consists of 32 steps that are individually selected by
a variable DC voltage level on the VOLUME control
pin. The range of the steps, controlled by the DC
Copyright
Rev. A.2 - Jul., 2005
Applicat ion Descript ions ( Cont .)
Figure 2: SE/BTL input selection by phonejack plug
SE/BTL
100k
and 1k .Resistor 1k
ANPEC Electronics Corp.
VDD
O
) into the headphone jack. When
1k
then pulls low the
Control
Pin
Headphone Jack
DD
is reduced by
Tip
Ring
Sleeve
18
voltage, are from 20dB to -80dB. Each gain step cor-
responds to a specific input voltage range, as shown
in table. To minimize the effect of noise on the volume
control pin, which can affect the selected gain level,
hysteresis and clock delay are implemented. The
amount of hysteresis corresponds to half of the step
width, as shown in volume control graph.
For highest accuracy, the voltage shown in the ‘rec-
ommended voltage’ column of the table is used to
select a desired gain. This recommended voltage is
exactly halfway between the two nearest transitions.
The gain levels are 2dB/step from 20dB to -40dB in
BTL mode, and the last step at -80dB as mute mode.
Input Resistance, Ri
The gain for each audio input of the APA2068 is set by
the internal resistors (Ri and Rf) of volume control
amplifier in inverting configuration.
-10
-20
-30
-40
-50
-60
-70
-80
Figure 3: Gain setting vs VOLUME pin voltage
20
10
SE Gain =
BTL Gain = -2 x
0
0.0
APA2068 DC Volume Control Curve (BTL)
0.5
1.0
A
V
= -
Backw ard
1.5
R
Ri
R
Ri
F
F
2.0
DC volume (V)
Forw ard
2.5
3.0
www.anpec.com.tw
(2)
(3)
3.5
4.0
4.5
5.0