pe3238 Peregrine Semiconductor Corp., pe3238 Datasheet - Page 4

no-image

pe3238

Manufacturer Part Number
pe3238
Description
1500 Mhz Ultracmos? Integer-n Pll For Low Phase Noise Applications
Manufacturer
Peregrine Semiconductor Corp.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
PE3238
Manufacturer:
PEREGRIN
Quantity:
9
Part Number:
pe3238-22
Manufacturer:
SMSC
Quantity:
180
Part Number:
pe3238-24
Manufacturer:
PEREGRIN
Quantity:
12 000
Table 1. Pin Descriptions (continued)
Note 1:
Note 2:
©2003-2005 Peregrine Semiconductor Corp. All rights reserved.
Page 4 of 15
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
Pin No.
V
V
and f
DD
DD
f
V
Dout
V
Cext
V
PD_D
PD_U
V
f
GND
GND
f
LD
Enh
Pin Name
p
c
r
pins 1, 11, 12, 23, 31, 33, 35 and 38 are connected by diodes and must be supplied with the same positive voltage level.
pins 31 and 38 are used to power the f
DD
DD
DD
DD
c
outputs.
-f
-f
c
p
ALL
ALL
Serial, Parallel
ALL
ALL
ALL
ALL
ALL
ALL
ALL
ALL
ALL
ALL
ALL
Serial, Parallel
Interface Mode
Output
(Note 2)
Output
(Note 1)
Output
(Note 1)
Output
(Note 2)
Output
Input
Output,
OD
Input
p
Type
and f
c
outputs and can alternatively be left floating or connected to GND to disable the f
Monitor pin for main divider output. Switching activity can be disabled through
enhancement register programming or by floating or grounding V
V
Data Out. The MSEL signal and the raw prescaler output are available on Dout
through enhancement register programming.
Same as pin 1.
Logical “NAND” of PD_U and PD_D terminated through an on chip, 2 kohm series
resistor. Connecting Cext to an external capacitor will low pass filter the input to the
inverting amplifier used for driving LD.
Same as pin 1.
PD_D is pulse down when f
PD_U is pulse down when f
V
Monitor pin for reference divider output. Switching activity can be disabled through
enhancement register programming or by floating or grounding V
Ground.
Ground.
Reference frequency input.
Lock detect and open drain logical inversion of Cext. When the loop is in lock, LD is
high impedance, otherwise LD is a logic low (“0”).
Enhancement mode. When asserted low (“0”), enhancement register bits are
functional.
DD
DD
for f
for f
c
p
.
.
Document No. 70-0031-03 │ UltraCMOS™ RFIC Solutions
p
c
leads f
leads f
p
Description
c
.
.
DD
DD
Product Specification
pin 31.
pin 38.
PE3238
p

Related parts for pe3238