hd61603r ETC-unknow, hd61603r Datasheet
hd61603r
Related parts for hd61603r
hd61603r Summary of contents
Page 1
HD61602/HD61603 (Segment Type LCD Driver) Description The HD61602 and the HD61603 are liquid crystal display driver LSIs with a TTL and CMOS compatible interface. Each of the LSIs can be connected to various microprocessors. The HD61602 incorporates the power supply ...
Page 2
... Ordering Information Type No. Package HD61602R 80-pin plastic QFP (FP-80) HD61602RH 80-pin plastic QFP (FP-80A) HD61603R 80-pin plastic QFP (FP-80) Versatile Segment Driving Capacity Display Type No. Driving Method Segments HD61602 Static 51 1/2 bias 1/2 duty 102 1/3 bias 1/3 duty 153 1/4 duty 204 HD61603 Static 64 Frame Freq. (Hz) ...
Page 3
... VSS VREF1 16 VREF2 17 VC2 18 VC2 COM0 23 COM1 24 (FP-80) VREF1 VREF2 1232 HD61603R 64 SEG13 VDD 1 63 SEG14 READY 2 62 SEG15 SEG16 SEG17 SEG18 SB 6 SEG19 SEG20 SEG21 ...
Page 4
Block Diagram HD61602 OSC READY CS Data WE controller RE Data latch D0–D7 8 bits 2 SB Mode setting latch LCD driving voltage generator To VDD HD61603 OSC READY CS Data WE controller RE Data latch D0–D3 4 bits 4 ...
Page 5
HD61602/HD61603 Terminal Functions HD61602 Terminal Functions Terminal No. of Name Lines Input/Output VDD 1 Power supply READY 1 NMOS open drain output 1 Input &6 1 Input :( 1 Input Input D0–D7 8 Input VSS 1 Power ...
Page 6
HD61603 Terminal Functions Terminal No. of Name Lines Input/Output Connected to Function VDD 1 Power supply READY 1 NMOS open drain output 1 Input &6 1 Input :( 1 Input Input D0–D3 4 Input VSS 1 Power ...
Page 7
HD61602/HD61603 Display RAM HD61602 Display RAM The HD61602 has an internal display RAM shown in Figure 1. Display data is stored in the RAM read according to the LCD driving timing to display on the LCD. One bit ...
Page 8
Reading Data from Display RAM: A display RAM segment address corresponds to a segment output. The data at segment address SEGn is output to segment output SEGn terminal. A common address corresponds to the output timing of a common output ...
Page 9
HD61602/HD61603 3. 1/3 duty cycle drive In the 1/3 duty cycle drive, the columns of COM0 to COM2 are output in time sharing. No column of COM3 is displayed. “Y” cannot be rewritten by display data (input on an 8-segment ...
Page 10
Writing Data into Display RAM: Data is written into the display RAM in the following five methods: 1. Bit manipulation Data is written into any bit of RAM on a bit basis. 2. Static display mode 8-bit data is written ...
Page 11
HD61602/HD61603 (1) Static COM0COM1 COM2 SEG0 SEG0 SEG1 SEG1 SEG2 SEG2 SEG3 SEG3 Ad0 SEG4 SEG4 SEG5 SEG5 SEG6 SEG6 SEG7 SEG7 SEG8 SEG8 SEG9 SEG9 SEG10 SEG10 SEG11 SEG11 Ad1 SEG12 SEG12 SEG13 SEG13 SEG14 SEG14 SEG15 SEG15 SEG16 ...
Page 12
HD61603 Display RAM The HD61603 has an internal display RAM as shown in Figure 8. Display data is stored in the RAM and output to the segment output terminal. Reading Data from Display RAM: Each bit of the display RAM ...
Page 13
HD61602/HD61603 The 8-bit data is written on a digit basis into the digit address (displayed as Adn) shown in Figure 10. When data is transferred from a microprocessor, four 4-bit data are needed to specify the digit address and an ...
Page 14
COM0 Bit SEG8 n 7 SEG8 6 n+1 SEG8 5 n+2 SEG8 4 n+3 SEG8 3 n+4 SEG8 2 n+5 SEG8 1 n+6 Bit SEG8 n+7 0 Figure 11 Bit Assignment in an Adn (HD61603) HD61602/HD61603 1243 ...
Page 15
HD61602/HD61603 Operating Modes HD61602 Operating Modes The HD61602 has the following operating modes: 1. LCD drive mode Determines the LCD driving method. a. Static drive mode LCD is driven statically. b. 1/2 duty cycle drive mode LCD is driven at ...
Page 16
CS WE READY Data transfer period Figure 12 READY Output Timing (When It Is Always Available READY Data transfer period Figure 13 READY Output Timing (When It Is Made Available by HD61602/HD61603 Input inhibit Next data period ...
Page 17
HD61602/HD61603 HD61603 Operating Modes The HD61603 has the following modes: 1. READY output mode Determines the READY output timing. After a data set is transferred, the data is processed internally. The next data cannot be acknowledged during the processing period. ...
Page 18
Input Data Formats HD61602 Input Data Formats Input data is composed of 8 bits 2. Input them as 2-byte data after READY output changes from low to high or low pulse is entered into 5( 1. Display data (updates display ...
Page 19
HD61602/HD61603 3. Mode setting data a. Display mode bits 00: Static display mode 01: 1/2 duty cycle display mode 10: 1/3 duty cycle display mode 11: 1/4 duty cycle display mode b. OFF/ON bit 1: LCD off (set to 1 ...
Page 20
HD61603 Input Data Formats Input data is composed of 4 bits 4. Input them as four 4-bit data after READY output changes from low to high or low pulse is entered into 5( 1. Display data (updates display on an ...
Page 21
HD61602/HD61603 3. Mode setting data a. OFF/ON bit 1: LCD off (set to 1 when SYNC is entered.) 0: LCD on b. READY bits 0: READY bus mode; READY outputs 0 only while SYNC is entered.) 1: READY port mode; ...
Page 22
How to Input Data How to Input HD61602 Data Input data is composed of 8 bits 2. Take care that the data transfer is not interrupted, because the first 8-bit data is distinguished from the second one by the sequence ...
Page 23
HD61602/HD61603 How to Input HD61603 Data Input data is composed of 4 bits 4. Take care that data transfer is not interrupted, because the first 4-bit data to the fourth 4-bit data are distinguished from each other by the sequence ...
Page 24
Notes on READY Output Note that the READY output will be unsettled during 1.5 clocks (max) after inputting the first 2-byte data for setting the mode after turning the power on. This is because the READY bit data of mode ...
Page 25
HD61602/HD61603 Standby Operation Standby operation with low power consumption can be activated when pin SB is used. Normal operation of the LSI is activated when pin SB is low level, and the LSI goes into the standby state when pin ...
Page 26
Liquid Crystal Display Drive Voltage Circuit (HD61602) What is LCD Voltage? HD61602 drives liquid crystal display using four levels of voltages (Figure 19); VDD, V1, V2, and V3 (VDD is the highest and V3 is the lowest). The voltage between ...
Page 27
HD61602/HD61603 When Internal Drive Power Supply Is Used When the internal drive power supply is used, attach C1–C4 for charge pump circuits and variable resistance R1 for deciding display drive voltage to HD61602 as shown in Figure 20. Internal voltage ...
Page 28
When External Drive Power Supply Is Used An external power supply can be used by setting external voltage switching bits of mode setting data to 1. When a large liquid crystal display panel is used, in multichip designs, which need ...
Page 29
HD61602/HD61603 Liquid Crystal Display Drive Voltage (HD61603) As shown in Figure 23, apply LCD drive voltage from the external power supply. Oscillation Circuit When Internal Oscillation Circuit Is Used When the internal oscillation circuit is used, attach an external resister ...
Page 30
HD74LS138 + Address bus G Y D7– Data bus D0–D7 VREF1 R/W VREF2 VDD READY SB HD61602 VCC +5 V VSS VSS COM0 VC1 ...
Page 31
HD61602/HD61603 Absolute Maximum Ratings Item Symbol Power supply voltage* VDD, V1, V2, V3 Terminal voltage* VT Operating temperature T opr Storage temperature T stg * Value referenced to VSS = 0V. Note: If LSIs are used above absolute maximum ratings, ...
Page 32
Electrical Characteristics DC Characteristics (1) (VSS = 0V, VDD = 4.5 to 5.5V –20 to +75°C, unless otherwise noted) Item Input high voltage OSC1 Others Input low voltage OSC1 Others Output leakage READY current Output low voltage READY ...
Page 33
HD61602/HD61603 DC Characteristics (2) (VSS = 0V, VDD = 2.2 to 3.8V –20 to +75°C, unless otherwise noted) Item Input high voltage Input low voltage Output leakage READY current Output low voltage READY Input leakage Input terminal 1 ...
Page 34
AC Characteristics (1) (VSS = 0V, VDD = 4.5 to 5.5V –20 to +75°C, unless otherwise noted) Item Oscillation frequency OSC2 External clock frequency OSC1 External clock duty OSC1 I/O signal timing Input signal rise time and fall ...
Page 35
HD61602/HD61603 AC Characteristics (2) (VSS = 0V, VDD = 2.2 to 3.8V –20 to +75°C, unless otherwise noted) Item Oscillation frequency OSC2 External clock frequency OSC1 External clock duty OSC1 I/O signal timing (VDD = 3.0–3.8 V) Input ...
Page 36
CS WE D0– Figure 27 Write Timing ( Is Fixed at High Level, and SYNC at Low Level) WE VIH READY Figure 28 Reset/Read Timing ( VIH READY VOL Figure 29 READY ...
Page 37
HD61602/HD61603 READY SYNC Figure 31 Bus Timing Load Circuit (LS-TTL Load) Figure 32 Bus Timing Load Circuit (CMOS Load) 1266 VOH VOH Within clock VIH VIH VIL Figure 30 SYNC Timing VDD ...