SC28C198A1A PHILIPS [NXP Semiconductors], SC28C198A1A Datasheet
SC28C198A1A
Related parts for SC28C198A1A
SC28C198A1A Summary of contents
Page 1
... SC28L198 Octal UART for 3.3V and 5V supply voltage Product specification Supersedes data of 1998 Nov 04 IC19 Data Handbook Philips Semiconductors INTEGRATED CIRCUITS 1999 Jan 14 ...
Page 2
... COS etc.) and, for transmitters or 14 receivers, the fill level of the FIFO The Octal UART provides a power down mode in which the 15 oscillator is stopped but the register contents are maintained. This 15 results in reduced power consumption of several orders of 18 magnitudes ...
Page 3
... Diagnostic modes automatic echo local loop back emote loop back Four I/O ports per UART for modem controls, clocks, RTSN, I/O etc. – All I/O ports equipped with ”Change of State Detectors” Two global inputs and two global outputs for general purpose I/O Power down mode On chip crystal oscillator, 2– ...
Page 4
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage PIN CONFIGURATIONS PINOUT Pin Function CEN 4 W_RN DACKN 9 I/O0a 10 I/O1a 11 RxDa 12 RxDb 13 I/O2a 14 I/O3a 15 TxDa 16 I/O0b 17 I/O1b 18 I/O2b 19 I/O3b 20 TxDb 21 I/O0c 22 Vss 23 I/O1c 24 I/O2c 25 I/O3c 26 TxDc 27 RxDc ...
Page 5
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage PIN CONFIGURATIONS PINOUT Pin Function Pin 1 N RxDb 27 3 I/02a 28 4 I/03a 29 5 TxDa 30 6 I/O0b 31 7 I/O1b 32 8 I/O2b 33 9 I/O3b 34 10 TxDb 35 11 I/O0c I/O1c 39 15 ...
Page 6
... I/O Input/Output 0: Multi–use input or output pin for the UART. I/O1(a–h) I/O Input/Output 1: Multi–use input or output pin for the UART. I/O2(a–h) I/O Input/Output 2: Multi–use input or output pin for the UART. I/O3(a–h) I/O Input/Output 3: Multi–use input or output pin for the UART. G (1:0) I Global general purpose inputs, available to any/all channels. ...
Page 7
... C4. Addressing of the various functions of the OCTART is through the address bus A(7:0). The 28L198 is compatible with the SC28L198 OCTAL UART in software and function. A[7 general sense, is used to separate the data portion of the circuit from the control portion. Asynchronous bus cycle The asynchronous mode requires one bus cycle of the chip select (CEN) for each read or write to the chip ...
Page 8
... OCTART and from there to the host. See the description of the ”UART channel” under detailed descriptions below. Character Recognition Character recognition is specific to each of the eight UARTs. Three programmable characters are provided for the character recognition for each channel. The three are general purpose in nature and may be set to only cause an interrupt or to initiate some rather complex operations specific to ” ...
Page 9
... The global registers and the CIR update procedure are further described in the Interrupt Arbitration system I/O Ports Each of the eight UART blocks contains an I/O section of four ports. These ports function as a general purpose post section which services the particular UART they are associated with. External clocks are input and internal clocks are output through these ports ...
Page 10
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage software reset is issued through command 3x of the Command register (CR). The disable is done by setting the transmitter disable bit also in the command register. If the transmitter is disabled, it continues operating until the character currently being transmitted, if any, is completely sent, including the stop bit. When reset the transmitter stops immediately, drives the transmitter serial data out put to a high level and discards any data in the TxFIFO ...
Page 11
... SR[4], will be set upon receipt of the start bit of the new (overrunning) character. I/O ports Each of the eight UARTs includes four I/O ports equipped with ”change of state” detectors. The pins are individually programmable for an input only function or one of three output functions. These functions are controlled by the ”I/O Port Configuration Register (I/OPCR)) They will normally be used for the RTSN– ...
Page 12
... COS detectors. General Purpose Pins In addition to the I/O ports for each UART four other ports are provided which service the entire chip. Two are dedicated as inputs and one as an output. The G 1 and G 0 are the input pins ...
Page 13
... IACKN (or the ”Update CIR” command) was asserted. The Octal UART will respond to the IACKN cycle with an interrupt vector. The interrupt vector may be a fixed value, the content of the Interrupt Vector Register, or ,when ”Interrupt Vector Modification is enabled via ICR, it may contain codes for the interrupt type and/or interrupting channel ...
Page 14
... There is a single arbiter interrupt number that is not associated with any of the UART channels the ”Threshold Value” and is comprised of 7 bits from the Interrupt Control Register, ICR, and three zeros in the channel field only when one or more of the enabled interrupt sources generates a arbitration value larger than the threshold value that the IRQN will be asserted ...
Page 15
... These modes could be invoked in all of the major modes.. However it may not be reasonable in many situations. Watch-dog Timer Time–out Mode Each receiver in the Octal UART is equipped with a watch-dog timer that is enabled by the ”Watch-dog Timer Enable Register (WTER). The watch-dog ”barks” (times out counts of the receiver clock (64 bit times) elapse with no RxFIFO activity ...
Page 16
... Xon/Xoff Operation Receiver Mode Since the receiving FIFO resources in the Octal UART are limited, some means of controlling a remote transmitter is desirable in order to lessen the probability of receiver overrun. The Octal UART provides two methods of controlling the data flow. A hardware assisted means of accomplishing control, the so– ...
Page 17
... MR0(3:2)=’00’ and enabling the Xon/Xoff interrupt in the IMR. The Octal UART can present the Xon/Xoff recognition event to the interrupt arbiter for IRQN generation. The IRQN generation may be masked by setting bit 4 of the Interrupt Mask Register, IMR. The bid level of an Xon/Xoff recognition event is controlled by the Bidding Control Register X, BCRX, of the channel ...
Page 18
... Controls the operation of the host interface logic. If reset, the power on/reset default, the host interface can accommodate arbitrarily long bus I/O cycles. If the bit is set, the Octal UART expects four Sclk cycle bus I/O operations similar to those produced by an i80386 processor in non–pipelined mode. The major differences in these modes are observed in the DACKN pin function ...
Page 19
... Philips (Signets)’ UART families where the RTSN function triggered on FIFO full. This behavior caused problems with PC UARTs that could not stop transmission at the proper time. . The RTSN feature can be used to prevent overrun in the receiver, by using the RTSN output signal, to control the CTSN input of the transmitting device ...
Page 20
... Yes 10 = Local loop 11 = Remote loop MR2[7:6] – Mode Select The Octal UART can operate in one of four modes: MR2[7:6] = b’00 is the normal mode, with the transmitter and receiver operating independently. MR2[7:6] = b’01 places the channel in the automatic echo mode, which automatically re transmits the received data. The following conditions are true while in automatic echo mode: Received data is re– ...
Page 21
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage asserted (low), the character is transmitted negated (high), the TxD output remains in the marking state and the transmission is delayed until CTSN goes low. Changes in CTSN, while a character is being transmitted, do not affect the transmission of that character. ...
Page 22
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage Table 8. CR – Command Register CR is used to write commands to the Octal UART. Bits 7:3 Bit 2 Bit 1 Channel Com- Lock TxD and mand codes Enable Tx RxFIFO en- see “Command ables Register Table” CR[2] – Lock TxD and RxFIFO enables If set, the transmitter and receiver enable bits, CR[1:0] are not significant ...
Page 23
... Reserved 11110 Resets all UART channel registers. This command provides a means to zero all the UART channels that are not reset to x’ reset command or a hardware reset. 11111 Reserved for channels b-h, for channel a: executes a chip wide reset. Executing this command in channel a is equivalent to a hardware reset with the RESETN pin ...
Page 24
... Time–out This register provides the status of all potential interrupt sources for a UART channel. When generating an interrupt arbitration value, the contents of this register are masked by the interrupt mask register (IMR bit in the ISR is a ’1’ and the corresponding bit in the IMR is also a ’ ...
Page 25
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage Note: This bit must one (1) for the receiver to enter the arbitration process the fact that this bit is zero (0) when the RxFIFO is empty that stops an empty FIFO from entering the interrupt arbitration. Also note that the meaning if this bit is not quite the same as the similar bit in the status register (SR). ISR[0] – ...
Page 26
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage Table 18. BCRA – Bidding Control Register – Address Bits 7:3 Bits 2:0 Reserved MSB of an address recognition event in- terrupt bid This register provides the 3 MSBs of the Interrupt Arbitration number for an address recognition event interrupt. Table 19. XonCR – Xon Character Register ...
Page 27
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage Table 22. XISR – Xon–Xoff Interrupt Status Register Bits 7:6 Bits 5:4 Received X Character Sta- Automatic X Character transmis- tus sion status 00 – none 00 – none 01 – Xoff received 01 – Xon transmitted 10 – Xon received 10 – Xoff transmitted 11 – ...
Page 28
... GIBCR) The Current Interrupt Register is provided to speed up the specification of the interrupting condition in the Octal UART. The CIR is updated at the beginning of an interrupt acknowledge bus cycle or in response to an Update CIR command. (see immediately above) Although interrupt arbitration continues in the background, ...
Page 29
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage Table 32. GIBCR – Global Interrupting Byte Count Register Bits 7:4 Bits 3:0 Reserved Channel byte count code 0000 = 1 AND RxRDY status set for RxFIFO 0000 = 1 AND TxRDY status set for TxD 0001 = 2 0010 = 3 . 1111 = 16 Table 33. Global Interrupting Type Register ...
Page 30
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage Table 38. I/OPCR – I/O Port Configuration Register Bits 7:6 Bits 5:4 I/O3 control I/O2 control 00 – GPI/TxC input 00 – GPI/RxC input 01 – I/OPIOR[3] output 01 – I/OPIOR[2]/RTSN * 10 – TxC16x output 10 – RxC1x output 11 – TxC1x output 11 – RxC16x output * If I/OPCR(5:4) is programmed as ’ ...
Page 31
... The ”Register Map Summary” shows the configuration of the lower four bits of the address that is the same for the individual UARTs. It also shows the addresses for the several in the address space of UART A and REGISTER MAP SUMMARY Table 43 ...
Page 32
... Global Interrupt Byte Count 1001 1111 (x9F) Global Interrupt Type Register REGISTER MAP DETAIL Table 45. Register Map, Control NOTE: The register maps for channels A and B (UARTs A and B) contain some control registers that configure the entire chip. These are denoted by a symbol A(7:0) A(7:0) ...
Page 33
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage A(7:0) A(7:0) 0001 0000 (x10) Mode Register 0 MR0b 0001 0001 (x11) Mode Register 1 MR1b 0001 0010 (x12) I/O Port Configuration Reg b I/OPCRb 0001 0011 (x13) BCRBRKb 0001 0100 (x14) BCRCOSb 0001 0101 (x15) Reserved 0001 0110 (x16) ...
Page 34
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage A(7:0) A(7:0) 0011 0000 (x30) Mode Register 0 MR0d 0011 0001 (x31) Mode Register 1 MR1d 0011 0010 (x32) I/O Port Configuration Reg d I/OPCRd 0011 0011 (x33) BCRBRKd 0011 0100 (x34) BCRCOSd 0011 0101 (x35) Reserved 0011 0110 (x36) ...
Page 35
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage 01010000 (x50) Mode Register 0 MR0f 01010001 (x51) Mode Register 1 MR1f 01010010 (x52) I/OPort Configuration Reg f I/OPCRf 01010011 (x53) BCRBRKf 01010100 (x54) BCRCOSf 01010101 (x55) Reserved 01010110 (x56) BCRXf 01010111 (x57) BCRAf 01011000 (x58) ...
Page 36
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage 01110000 (x70) Mode Register 0 MR0h 01110001 (x71) Mode Register 1 MR1h 01110010 (x72) I/OPort Configuration Reg h I/OPCRh 01110011 (x73) BCRBRKh 01110100 (x74) BCRCOSh 01110101 (x75) Reserved 01110110 (x76) BCRXh 01110111 (x77) BCRAh 01111000 (x78) ...
Page 37
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage Table 46. Register Map, Data A(7:0) A(7:0) 1000 0000 (x80) Mode Register a (MR2a) 1000 0001 (x81) Status Register a (SRa) 1000 0010 (x82) Interrupt Status Register a (ISRa) 1000 0011 (x83) Receiver FIFO Reg a (RxFIFOa) 1000 0100 (x84) ...
Page 38
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage A(7:0) A(7:0) 1010 0000 (xA0) Mode Register c (MR2c) 1010 0001 (xA1) Status Register c (SRc) 1010 0010 (xA2) Interrupt Status Register c (ISRc) 1010 0011 (xA3) Receiver FIFO Reg c (RxFIFOc) 1010 0100 (xA4) Input Port Reg c (IPRc) ...
Page 39
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage A(7:0) 11000000 (xC0) Mode Register e (MR2e) 11000001 (xC1) Status Register e (SRe) 11000010 (xC2) Interrupt Status Register e (ISRe) 11000011 (xC3) Receiver FIFO Reg e (RxFIFOe) 11000100 (xC4) Input Port Reg e (IPRe) 11000101 (xC5) I/O Port Interrupt and Output e (I/OPIORe) ...
Page 40
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage A(7:0) 11100000 (xE0) Mode Register g (MR2g) 11100001 (xE1) Status Register g (SRg) 11100010 (xE2) Interrupt Status Register g (ISRg) 11100011 (xE3) Receiver FIFO Reg g (RxFIFOg) 11100100 (xE4) Input Port Reg g (IPRg) 11100101 (xE5) I/O Port Interrupt and Output g (I/OPIORg) ...
Page 41
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage RESET CONDITIONS Device Configuration after Hardware Reset or CRa cmd=x1F Cleared registers: Channel Status Registers (SR) Channel Interrupt Status Registers (ISR) Channel Interrupt Mask Registers (IMR) Channel Interrupt Xon Status Register (XISR) Interrupt Control Register (ICR) Global Configuration Control Register (GCCR) Hence the device enters the asynchronous bus cycling mode ...
Page 42
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage DC ELECTRICAL SPECIFICATIONS FOR COMMERCIAL AND INDUSTRIAL (5V) = 5.0 volts " 10 – unless otherwise specified CC A SYMBOL PARAMETER 2 V Input low voltage IL V Input high voltage (except X1/CLK Input high voltage (X1/CLK ...
Page 43
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage AC ELECTRICAL CHARACTERISTICS FOR COMMERCIAL AND INDUSTRIAL (5V) = 5.0 volts " 10 – unless otherwise specified CC A SYMBOL FIG # Reset Timing 1 t RESET pulse width RES Bus Timing t A0–A7 setup time before Sclk C3 rising edge ...
Page 44
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage AC ELECTRICAL CHARACTERISTICS FOR COMMERCIAL AND INDUSTRIAL (5V) (Continued) = 5.0 volts " 10 – unless otherwise specified CC A SYMBOL FIG# Sclk Timing t Min low time at V sclkl t Min high time at V sclkh F Sclk frequency sclk t/ Sclk rise and fall time (0 ...
Page 45
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage DC ELECTRICAL SPECIFICATIONS FOR COMMERCIAL AND INDUSTRIAL (3.3V) = 3.3 volts " 10 – unless otherwise specified CC A SYMBOL PARAMETER 2 V Input low voltage IL V Input high voltage (except X1/CLK Input high voltage (X1/CLK ...
Page 46
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage AC ELECTRICAL CHARACTERISTICS FOR COMMERCIAL AND INDUSTRIAL (3.3V) = 3.3 volts " 10 – unless otherwise specified CC A SYMBOL SYMBOL FIGURE FIGURE Reset Timing 1 t RESET pulse width RES Bus Timing t A0-A7 setup time before Sclk C3 rising edge ...
Page 47
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage AC ELECTRICAL CHARACTERISTICS FOR COMMERCIAL AND INDUSTRIAL (3.3) Fsclk Sclk frequency T/RFsclk Sclk rise/fall time (0.8 to 2.0Volts Communication Crystal Clock 5 Fx1 X1 clock frequency Low / High time T/RFx1 X1 Rise / Fall time Counter/Timer Baud Rate Clock (External Clock Input) ...
Page 48
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage C1 SCLK CEN W_RN ADDRESS INVALID DATA DACKN SCLK CEN W_RN ADDRESS INVALID INVALID DATA DACKN t RWS 1999 Jan RWH VALID INVALID RWS Figure 2. Basic Write Cycle, ASYNC ...
Page 49
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage C1 SCLK CEN W_RN ADDRESS INVALID DATA DACKN SCLK CEN W_RN ADDRESS INVALID INVALID DATA DACKN t RWS 1999 Jan RWH VALID INVALID DATA= RWS Figure 4. Basic Read Cycle, ASYNC ...
Page 50
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage C1 SCLK IACKN CEN W_RN INVALID ADDRESS DATA DACKN t CS NOTE: CEN must not be active during an IACKN cycle. If CEN is active, IACKN will be ignored and a normal read or write will be executed according to W_RN. In the synchronous mode, extended IACKN signal will start another IACKN. (This may not be desired, but is allowed ...
Page 51
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage T/RF T/RF Figure 9. Counter/Timer Baud Rate Clock, External 1X DATA CLOCK Note: CEN must not be active during an IACKN cycle. If CEN is active IACKN will be ignored and a normal read or write will be executed according to W_RN. 1999 Jan 14 SCLK t SCLKL ...
Page 52
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage INDEX Numbers 1x and 16x modes, Receiver and 16x modes, Transmitter Address Recognition Character Register, 25 ARCR, 25 Asynchronous bus cycle Baud Rate Generator , 7 BCRA, 25 BCRBRK, 24 BCRCOS, 24 BCRx, 24 Bidding Control Register – Address, 25 Bidding Control Register – ...
Page 53
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage S Sclk Synchronous bus cycle, 6 System Clock Timing Circuits, 6 Transmitter, 8 Transmitter FIFO Tx, Status Bits , 8 TxCSR , 20 TxEMT, 8 TxFIFO, 24 TxRDY UCIR, 27 Update CIR, 12, 27 1999 Jan 14 W Wake Up Mode, 14 Wake up mode, 11 Wake Up modes, 14 Wake up. Default, 14 Watch– ...
Page 54
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage PLCC84: plastic leaded chip carrier; 84 leads; pedestal 1999 Jan 14 54 Product specification SC28L198 SOT189-3 ...
Page 55
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage LQFP100: plastic low profile quad flat package; 100 leads; body 1.4 mm 1999 Jan 14 55 Product specification SC28L198 SOT407-1 ...
Page 56
... Philips Semiconductors Octal UART for 3.3V and 5V supply voltage Data sheet status Data sheet Product Definition status status Objective Development This data sheet contains the design target or goal specifications for product development. specification Specification may change in any manner without notice. Preliminary Qualification This data sheet contains preliminary data, and supplementary data will be published at a later date ...