SC2596EVB SEMTECH [Semtech Corporation], SC2596EVB Datasheet
SC2596EVB
Related parts for SC2596EVB
SC2596EVB Summary of contents
Page 1
POWER MANAGEMENT Description The SC2596 is an integrated linear DDR termination device, which provides a complete solution for DDR termination regulator designs; while meeting the JEDEC requirements of SSTL-2 and SSTL-18 specifications for DDR-SDRAM termination. The SC2596 regulates up to ...
Page 2
POWER MANAGEMENT Absolute Maximum Ratings Exceeding the specifications below may result in permanent damage to the device, or device malfunction. Operation outside of the parameters specified in the Electrical Characteristics section is not implied ...
Page 3
POWER MANAGEMENT Electrical Characteristics (DDR-I Cont.) Unless otherwise specified - +125 ...
Page 4
POWER MANAGEMENT Waveforms AVCC AVCC VDDQ//PVCC VDDQ//PVCC Vref Vref VTT VTT Start up. AVCC AVCC PVCC PVCC EN EN VTT VTT Start up by EN. AVCC AVCC PVCC PVCC VTT VTT load © 2007 Semtech Corp. AVCC ...
Page 5
POWER MANAGEMENT Waveforms 4.0 3.5 3.0 2.5 2.0 2 2.5 3 3.5 AVCC (V) Maximum Sourcing Current vs AVCC. (VDDQ=1.8V, PVCC=2.5V) 3.0 2.5 2.0 1.5 1.0 2 2 (V) Maximum Sourcing Current vs AVCC. (VDDQ=1.8V, ...
Page 6
POWER MANAGEMENT Pin Configuration TOP VIEW TOP VIEW GND GND GND GND ...
Page 7
POWER MANAGEMENT Pin Descriptions ...
Page 8
POWER MANAGEMENT Block Diagram EN AVCC VDDQ - + Vref Buffer VREF Description Description Description Description Description SC2596 is a low-voltage, low-dropout DDR termination regulator with separate power supply to support both DDR1 and DDR2 applications. AVCC and PVCC can ...
Page 9
POWER MANAGEMENT Application Information Overview Double Data Rate (DDR) SDRAM was defined by JEDEC 1997. Its clock speed is the same as previous SDRAM but data transfer speed is twice than previous SDRAM. By now, the requirement voltage range is ...
Page 10
POWER MANAGEMENT Application Information (Cont.) Application_2: Lower Power Loss Configuration for SSTL-2 If power loss is a major concern, separating the PVCC form AVCC and VDDQ will be a good choice (Figure 2). The PVCC can operate at lower voltage ...
Page 11
POWER MANAGEMENT Application Information (Cont.) Layout guidelines 1) The EDP SO-8 package of SC2596 can improve the θ thermal impedance ( ) significantly. A suitable thermal JC pad should be add when PCB layout. Some thermal vias are required to ...
Page 12
POWER MANAGEMENT Typical Application Circuit VDDQ 1.8V EN VREF R1 0. Bill of Material ...
Page 13
POWER MANAGEMENT Outline Drawing - Power SOIC-8L (EDP N/2 TIPS SEATING PLANE EXPOSED PAD NOTES: 1. CONTROLLING DIMENSIONS ARE IN MILLIMETERS (ANGLES IN DEGREES). 2. DATUMS 3. DIMENSIONS "E1" AND "D" DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR ...