74LVX132MX Fairchild Semiconductor, 74LVX132MX Datasheet

IC GATE NAND QUAD 2 SCHM 14SOIC

74LVX132MX

Manufacturer Part Number
74LVX132MX
Description
IC GATE NAND QUAD 2 SCHM 14SOIC
Manufacturer
Fairchild Semiconductor
Series
74LVXr
Datasheet

Specifications of 74LVX132MX

Logic Type
NAND Gate - Schmitt Trigger
Number Of Inputs
2
Number Of Circuits
4
Current - Output High, Low
4mA, 4mA
Voltage - Supply
2 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Mounting Type
Surface Mount
Package / Case
14-SOIC (3.9mm Width), 14-SOL
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
©1996 Fairchild Semiconductor Corporation
74LVX132 Rev. 1.4.0
74LVX132
Low Voltage Quad 2-Input NAND Schmitt Trigger
Features
Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number.
Ordering Information
74LVX132M
74LVX132SJ
74LVX132MTC
Input voltage level translation from 5V to 3V
Ideal for low power/low noise 3.3V applications
Guaranteed simultaneous switching noise level and
dynamic threshold performance
Number
All packages are lead free per JEDEC: J-STD-020B standard.
Order
Package
Number
MTC14
M14D
M14A
14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide
14-Lead Thin Shrink Small Outline Package (TSSOP), JEDEC MO-153, 4.4mm Wide
General Description
The LVX132 contains four 2-input NAND Schmitt Trigger
Gates. The pin configuration and function are the same
as the LVX00 but the inputs have hysteresis between the
positive-going and negative-going input thresholds,
which are capable of transforming slowly changing input
signals into sharply defined, jitter-free output signals,
thus providing greater noise margins than conventional
gates.
The inputs tolerate voltages up to 7V allowing the inter-
face of 5V systems to 3V systems.
Package Description
February 2008
www.fairchildsemi.com

Related parts for 74LVX132MX

74LVX132MX Summary of contents

Page 1

... MTC14 Device also available in Tape and Reel. Specify by appending suffix letter “X” to the ordering number. All packages are lead free per JEDEC: J-STD-020B standard. ©1996 Fairchild Semiconductor Corporation 74LVX132 Rev. 1.4.0 General Description The LVX132 contains four 2-input NAND Schmitt Trigger Gates ...

Page 2

... Connection Diagram Pin Description Pin Names Descriptions Inputs Outputs n ©1996 Fairchild Semiconductor Corporation 74LVX132 Rev. 1.4.0 Logic Diagram 2 www.fairchildsemi.com ...

Page 3

... Input Voltage I V Output Voltage O T Operating Temperature Input Rise and Fall Time Note: 1. Unused inputs must be held HIGH or LOW. They may not float. ©1996 Fairchild Semiconductor Corporation 74LVX132 Rev. 1.4.0 Parameter –0.5V I (1) Parameter 3 Rating –0.5V to +7.0V –20mA –0. –20mA +20mA – ...

Page 4

... Quiet Output Maximum Dynamic V OLP V Quiet Output Minimum Dynamic V OLV V Minimum HIGH Level Dynamic Input Voltage IHD V Maximum LOW Level Dynamic Input Voltage ILD Note: 2. Input t t 3ns r f ©1996 Fairchild Semiconductor Corporation 74LVX132 Rev. 1.4.0 V (V) Conditions Min. CC 3.0 3.0 0.9 3.0 0.3 2 ...

Page 5

... Parameter C Input Capacitance IN C Power Dissipation Capacitance PD Note defined as the value of the internal equivalent capacitance which is calculated from the operating current PD consumption without load. Average operating current can be obtained by the eqation: I ©1996 Fairchild Semiconductor Corporation 74LVX132 Rev. 1.4 (V) C (pF) Min 2 3.3 ± 0.3 ...

Page 6

... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...

Page 7

... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...

Page 8

... Package drawings are provided as a service to customers considering Fairchild components. Drawings may change in any manner without notice. Please note the revision and/or date on the drawing and contact a Fairchild Semiconductor representative to verify or obtain the most recent revision. Package specifications do not expand the terms of Fairchild’s worldwide terms and conditions, specifi ...

Page 9

... TRADEMARKS The following includes registered and unregistered trademarks and service marks, owned by Fairchild Semiconductor and/or its global subsidiaries, and is not intended exhaustive list of all such trademarks. ® ACEx Build it Now™ CorePLUS™ CROSSVOLT™ CTL™ Current Transfer Logic™ ...

Related keywords