hy5du561622ftp-4i Hynix Semiconductor, hy5du561622ftp-4i Datasheet - Page 3

• Manufacturer Part Number: hy5du561622ftp-4i
• Description: 256m 16mx16 Sdram
• Manufacturer: Hynix Semiconductor

Rev. 1.1 / Mar. 2008
•
•
•
•
•
•
•
•
•
ORDERING INFORMATION
DESCRIPTION
The Hynix HY5DU561622FTP-5I, -4I series are a 268,435,456-bit CMOS Double Data Rate(DDR) Synchronous DRAM,
ideally suited for the point-to-point applications which requires high bandwidth.
The Hynix 16Mx16 DDR SDRAMs offer fully synchronous operations referenced to both rising and falling edges of the
clock. While all addresses and control inputs are latched on the rising edges of the CK (falling edges of the /CK), Data,
Data strobes and Write data masks inputs are sampled on both rising and falling edges of it. The data paths are inter-
nally pipelined and 2-bit prefetched to achieve very high bandwidth. All input and output voltage levels are compatible
with SSTL_2.
FEATURES
HY5DU561622FTP-4I
HY5DU561622FTP-5I
VDD, VDDQ = 2.5V + / - 0.2V for 200MHz
VDD, VDDQ = 2.6V + 0.1 / -0.2V for 250MHz
All inputs and outputs are compatible with SSTL_2
interface
JEDEC standard 400mil 66pin TSOP-II with 0.65mm
pin pitch
Fully differential clock inputs (CK, /CK) operation
Double data rate interface
Source synchronous - data transaction aligned to
bidirectional data strobe (DQS)
x16 device has 2 bytewide data strobes (LDQS,
UDQS) per each x8 I/O
Data outputs on DQS edges when read (edged DQ)
Data inputs on DQS centers when write (centered
DQ)
Data(DQ) and Write masks(DM) latched on the both
rising and falling edges of the data strobe
Part No.
2.6V + 0.1 / - 0.2V
Power Supply
(VDD, VDDQ)
2.5V + / - 0.2V
Frequency
250MHz
200MHz
Clock
•
•
•
•
•
•
•
•
•
•
500Mbps/pin
400Mbps/pin
Max Data
Rate
All addresses and control inputs except Data, Data
strobes and Data masks latched on the rising edges
of the clock
Write mask byte controls by LDM and UDM
Programmable /CAS latency 3 / 4 supported
Programmable Burst Length 2 / 4 / 8 with both
sequential and interleave mode
Internal 4 bank operations with single pulsed /RAS
tRAS Lock-Out function supported
Auto refresh and self refresh supported
8192 refresh cycles / 64ms
Full, Half and Matched Impedance(Weak) strength
driver option controlled by EMRS
Operation temperature : -40
interface
SSTL-2
1HY5DU561622FTP-5I
HY5DU561622FTP-4I
IT Part
Temp
o
C to 85
o
400mil 66pin
C
Package
TSOP-II
3