cxa2074q Sony Electronics, cxa2074q Datasheet
cxa2074q
Available stocks
Related parts for cxa2074q
cxa2074q Summary of contents
Page 1
... US Audio Multiplexing Decoder Description The CXA2074Q designed as a decoder for the Zenith TV Multi-channel System and also 2 corresponds with I C BUS. Functions include stereo demodulation, SAP (Separate Audio Program) demodulation, dbx noise reduction and sound processor. Various kinds of filters are built in while ...
Page 2
... CXA2074Q SAPOUT 24 23 NOISETC STIN 22 SUBOUT SAPTC 17 GND 16 IREF 15 VGR 14 COMPIN 13 PLINT ...
Page 3
... CXA2074Q/S ...
Page 4
... CXA2074Q/S ...
Page 5
... 580 (2) 7 580 (3) 8 – 5 – CXA2074Q/S Description BASS filter pin. (Right channel) (Connect a 47nF capacitor V CC between Pins 1 and 2 (44 and 45).) The cutoff frequency is determined by the built-in resistor and the external capacitance. BASS filter pin. (Left channel) ...
Page 6
... V CC 147 12 (8) 53k 15k 147 13 (9) 1k 200µ – 6 – CXA2074Q/S Description 2.1V Serial data I/O pin. V > < 1.5V IL Serial clock input pin. V > 3. < 1.5V IL Digital block GND. Input the ( signal from MAINOUT (Pin 13 (9)). ( signal output pin. ...
Page 7
... CXA2074Q/S Description Stereo block PLL loop filter integrating pin. Pilot cancel circuit loop filter integrating pin. (Connect a 1µF capacitor between this pin and GND (14) Audio multiplexing signal ...
Page 8
... 50µ 21 (18) 22 (19) – 8 – CXA2074Q/S Description Band gap reference output pin. (Connect a 10µF capacitor between this pin and GND.) 11k 30k Set the filter and VCO reference current. The reference current is adjusted with the BUS DATA based on the current which flows to this pin ...
Page 9
... CXA2074Q/S Description (L – R) signal output pin Input the (L – R) signal from SUBOUT (Pin 23 (21)). 27 Input the (SAP) signal from (25) SAPOUT (Pin 26 (24)). Set the time constant for the noise detection circuit. ...
Page 10
... Vcc 5P 580 31 10k (30) 580 – 10 – CXA2074Q/S Description Variable de-emphasis integrating pin. (Connect a 2700pF capacitor and a 3.3k resistor in series between this pin and GND.) Weight the variable de-emphasis control effective value detection circuit. (Connect a 0.047µF 36k ...
Page 11
... V CC 10k 147 35 27. 47k 38 4V – 11 – CXA2074Q/S Description VCA input pin. Input the variable de-emphasis output signal from Pin 31 (30) via a coupling capacitor. Determine the restoration time constant of the VCA control effective value detection circuit. (The specified restoration time constant can be obtained by connecting a 10µ ...
Page 12
... NC — Equivalent circuit 580 147 39 580 10k 147 41 42 47k 4V (7) (10) (20) (29) (34) (43) – 12 – CXA2074Q/S Description LPOUT right channel output pin. LPOUT left channel output pin. Right channel loop input pin. Left channel loop input pin. ...
Page 13
... CXA2074Q/S ...
Page 14
... CXA2074Q/S ...
Page 15
... CXA2074Q/S ...
Page 16
... HD t LOW t HIGH t : STA DAT DAT STO DAT HIGH t : DAT HD SU – 16 – CXA2074Q/S Min. Typ. Max. Unit 3.0 — 5 — 1.5 — — 10 µA — 10 — — 0 — — mA — — — ...
Page 17
... R2 R3 220 220 C16 4.7µ BUS DATA DGND – 17 – CXA2074Q/S MEASURES 3.3k C18 C19 0.047µ 2700p C28 4.7µ 24 SAPOUT NOISETC 23 C22 4.7µ STIN 22 C29 SUBOUT 21 4.7µ ...
Page 18
... CXA2074Q/S ...
Page 19
... External input 2 forced MONO TVSW output selection 0 1 Mute OFF 1 — Fixed by the set specifications — – 19 – CXA2074Q/S Setting value when electrical characteristics are measured Adjustment point Standard setting value FST = 0 Standard setting value Standard setting value Standard setting value Standard setting value ...
Page 20
... CXA2074Q/S ...
Page 21
... The adjustments in 2 and 3 above are performed to optimize the separation. 5) “WIDEBAND” Adjustment range: ±30% Adjustment bits: 6 bits free running) frequency input state, and adjust “VCO” H (62.936kHz) as possible. H Adjustment point “SPECTRAL” Adjustment range: ±15% Adjustment bits: 6 bits – 21 – CXA2074Q/S Control data "FILTER" 3F Measurement data STA5 "FILADJ" ...
Page 22
... Description of Operation [The pin numbers in parenthesis are for the CXA2074Q.] The US audio multiplexing system possesses the base band spectrum shown in Fig. 1. PEAK DEV kHz – 15kHz f H PLL (VCO STEREO LPF (COMPIN) PILOT 17 MVCA CANCEL (14) L-R (DSB) DET ...
Page 23
... BASS VOL-L PASSSW VOL-R Fig. 4. Sound processor block as a carrier as shown in the Fig. 1. First, the SAP signal only is H carrier amplitude. NOISE discrimination is performed by detecting the – 23 – CXA2074Q/S (LSOUT-L) TREBLE 8 (3) (2) 7 (LSOUT-R) ...
Page 24
... AUX1-L/AUX1-R 38/37 490mVrms AUX2-L/AUX2-R 42/41 490mVrms LPIN-L/LPIN-R 1 MONO, 25kHz Deviation, Pre-Em. off 2 MONO, 25kHz Deviation, Pre-Em VOLUME MAX, BASS & TREBLE CENTER LPOUT output level LSOUT output level 1 2 490mVrms 490mVrms 490mVrms 490mVrms 490mVrms 490mVrms — 490mVrms – 24 – CXA2074Q ...
Page 25
... VOL-R (6) STA4 STA5 STA6 BIT4 BIT3 BIT2 NOISE — — STA4 STA5 STA6 BIT4 BIT3 BIT2 NOISE FILADJ — – 25 – CXA2074Q/S BIT2 BIT1 BIT0 ATT (4) VCO (6) FOMO SAPC M1 TVSW EXT M2 BASS (4) TREBLE (4) : Don't Care STA7 STA8 BIT1 BIT0 — — ...
Page 26
... Selection of internal mode or LPIN mode for LSOUT output. Selection of LPOUT mute ON/OFF U (0: mute ON, 1: mute OFF) Selection of LSOUT mute ON/OFF U (0: mute ON, 1: mute OFF) S Turn the input stage MVCA off when ATTSW = 1. Selection of SAP mode mode according to the S presence of SAP broadcasting – 26 – CXA2074Q/S Contents ...
Page 27
... LPOUT-L (Pin 40): DA control DC level LPOUT-R (Pin 39): STEREO VCO oscillation frequency (4f Contents POWER ON RESET detection; Stereo discrimination of the COMPIN input signal; SAP discrimination of the COMPIN input signal; Noise level discrimination of the SAP signal; Status of FILTER adjustment; – 27 – CXA2074Q/S 1: RESET 1: Stereo 1: SAP 1: Noise 1: OK range ) H ...
Page 28
... Normal mode 1 = Forced MONO mode TVSW (1): Select TV mode or external input mode for LPOUT output mode 1 = External input mode EXT (1): Select external input [1] mode or external input [2] mode for LPOUT output. (TVSW = External input [1] mode 1 = External input [2] mode – 28 – CXA2074Q/S ...
Page 29
... Mute OFF ATTSW (1) Select BYPASS SW of MVCA 0 = Normal mode 1 = MVCA is passed SAPC (1): Select the SAP signal output mode When there is no SAP signal, the conditions for selecting SAP output are selected by SAPC output is selected 1 = SAP output is selected – 29 – CXA2074Q/S ...
Page 30
... Regardless of the presence of SAP discrimination, dbx input: “SAP” left channel: SAP, right channel: SAP However, when there is no SAP, SAPOUT output is soft muted (–7dB) “Forced MONO” “MUTE” “TV mode/external input mode selection” “TEST1” “TEST-DA” – 30 – CXA2074Q/S SAPC = 1 ...
Page 31
... CXA2074Q/S Output dbx input SAPC Lch Rch 1 MUTE SAP SAP SAP 1 SAP SAP 1 MUTE (SAP) (SAP) (SAP) 1 (SAP (SAP – ...
Page 32
... CXA2074Q/S Output dbx input SAPC Lch Rch 0 MUTE MUTE MUTE (SAP) (SAP) (SAP) 0 (SAP (SAP – ...
Page 33
... Start Condition S SDA SCL EXT FEXT1 FEXT2 – – – – – – – – 1 – – HIZ L – 33 – CXA2074Q/S LPOUT-L LPOUT-R MUTE MUTE TV (R) TV (L) AUX1-R AUX1-L AUX1-L AUX1-L AUX2-L AUX2-R AUX2-L AUX2-L Stop Condition P ...
Page 34
... P ACK 2 C controller) H during Read ACK MSB DATA – 34 – CXA2074Q/S MSB LSB HIZ HIZ ACK Sub Address ACK Data can be transferred in 8-bit units to be set as required. Sub address is incremented automatically. HIZ DATA ...
Page 35
... Measurement point: LPOUT-L/R 1.0 Standard level (100%) –10 0 Input level [dB] Input level vs. Distortion characteristics 2 (Stereo) Input signal: Stereo L = –R (dbx-TVNR ON), 1kHz 0dB = 100% modulation level 9V, 30kHz using LPF, ST mode CC Measurement point: LPOUT-L/R 1.0 10 –10 10 – 35 – CXA2074Q/S Standard level (100 Input level [dB] ...
Page 36
... Frequency [kHz] SAP frequency characteristics and group delay Gain 10 0 –10 Group delay 3.8f – 100 Frequency [kHz] – 36 – CXA2074Q/S 100 50 70 100 100 6. 120 ...
Page 37
... BASS. MIN 20 100 Frequency [Hz] Input: AUX1, 2 245mVrms Output: LSOUT Volume characteristics 0 –20 –40 –60 –80 Input: AUX1, 2 1kHz, 490mVrms Output: LSOUT –100 0 F Control data VOL-L, VOL-R – 37 – TREBLE. MAX TREBLE. MIN 1k 10k 20k CXA2074Q/S ...
Page 38
... COPPER / 42 ALLOY PACKAGE WEIGHT 42PIN SDIP (PLASTIC) 600mil + 0.4 37.8 – 0 1.778 ± 0.25 0.5 ± 0.1 0.9 ± 0.15 PACKAGE STRUCTURE PACKAGE MATERIAL SDIP-42P-02 LEAD TREATMENT LEAD MATERIAL SDIP042-P-0600-A PACKAGE WEIGHT – 38 – CXA2074Q/S + 0.1 0.15 – 0.05 0.15 + 0.2 0.1 – 0.1 PLATING 0.7g 0° to 15° EPOXY RESIN SOLDER PLATING COPPER / 42 ALLOY 4.4g ...