MB15E06PFV1 FUJITSU [Fujitsu Component Limited.], MB15E06PFV1 Datasheet - Page 3
![no-image](/images/no-image-200.jpg)
MB15E06PFV1
Manufacturer Part Number
MB15E06PFV1
Description
Single Serial Input PLL Frequency Synthesizer On-Chip 2.5 GHz Prescaler
Manufacturer
FUJITSU [Fujitsu Component Limited.]
Datasheet
1.MB15E06PFV1.pdf
(23 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MB15E06PFV1
Manufacturer:
NEC
Quantity:
2 683
Part Number:
MB15E06PFV1
Manufacturer:
FUJI/富士电机
Quantity:
20 000
Company:
Part Number:
MB15E06PFV1-G-BND-EF
Manufacturer:
ON
Quantity:
4 764
Part Number:
MB15E06PFV1-G-BND-EF
Manufacturer:
FUJITSU/富士通
Quantity:
20 000
Company:
Part Number:
MB15E06PFV1-G-BND-EFE1
Manufacturer:
FSC
Quantity:
15 600
( ) : for Bcc Package.
Pin No.
11 (10)
12 (11)
13 (12)
14 (13)
15 (14)
16 (15)
PIN DESCRIPTIONS
1 (16)
10 (9)
2 (1)
3 (2)
4 (3)
5 (4)
6 (5)
7 (6)
8 (7)
9 (8)
Pin Name
OSC
LD/fout
OSC
Clock
GND
Data
Xfin
V
PS
ZC
D
LE
V
fin
CC
P
R
P
O
OUT
IN
I/O
O
O
O
O
O
I
I
I
I
I
I
I
I
Programmable reference divider input.
Oscillator input connection to a TCXO.
Oscillator output.
Power supply voltage input for the charge pump.
Power supply voltage input.
Charge pump output.
Phase of the charge pump can be reversed by FC input.
Ground.
Prescaler complementary input, and should be grounded via a capacitor.
Prescaler input.
Connection with an external VCO should be done with AC coupling.
Clock input for the 19-bit shift register.
Data is shifted into the shift register on the rising edge of the clock. (Open is
prohibited.)
Serial data input using binary code.
The last bit of the data is a control bit. (Open is prohibited.)
Control bit
Control bit
Load enable signal input (Open is prohibited.)
When LE is high, the data in the shift register is transferred to a latch,
according to the control bit in the serial data.
Power saving mode control. This pin must be set at “L” at Power-ON.
PS
PS
Forced high-impedance control for the charge pump (with internal pull up
resistor.)
ZC
ZC
Lock detect signal output (LD) /phase comparator monitoring
output (fout) .
The output signal is selected by LDS bit in the serial data.
LDS
LDS
Phase comparator output for an external charge pump.
Phase comparator output for an external charge pump.
(Open is prohibited.)
“H” ; Normal mode
“L” ; Power saving mode
“H” ; Normal Do output.
“L” ; Do becomes high impedance.
“H” ; outputs fout (fr/fp monitoring output)
“L” ; outputs LD (“H” at locking, “L” at unlocking.)
“H” ; Data is transmitted to the programmable reference
“L” ; Data is transmitted to the programmable counter.
counter.
Descriptions
MB15E06
3