msm5416273 Oki Semiconductor, msm5416273 Datasheet - Page 35

• Manufacturer Part Number: msm5416273
• Description: 262,144-word 16-bit Multiport Dram
• Manufacturer: Oki Semiconductor

¡ Semiconductor
DATA TRANSFER OPERATIONS
The MSM5416273 features two types of bidirectional data transfer capability between RAM and
SAM.
1) Conventional (non split) transfer: 512 words by 16 bits of data can be loaded from RAM to
2) Split transfer: 256 words by 16 bits of data can be loaded from the lower/upper half of the
The conventional transfer and split transfer modes are controlled by the DSF input signal.
Data transfer is invoked by holding the TRG signal "low" at the falling edge of RAS.
The MSM5416273 supports 4 types of transfer operations: Read transfer, Split read transfer,
Write transfer and Split write transfer as shown in the truth table. The type of transfer operation
is determined by the state of CAS, WE and DSF latched at the falling edge of RAS. During
conventional transfer operations, the SAM port is switched from input to output mode (Read
transfer), or output to input mode (Write transfer). It remains unchanged during split transfer
operation (Split read transfer or Split write transfer).
Both RAM and SAM are divided by the most significant row address (AX8), as shown in Figure
1. Therefore, no data transfer between AX8 = 0 side RAM and AX8 = 1 side RAM can be provided
through the SAM. Care must be taken if the split read transfer on AX8 = 1 side (or AX8 = 0 side)
is provided after the read transfer or the split read transfer, is provided on AX8 = 0 side (or AX8
= 1 side).
SAM (Read transfer), or from SAM to RAM (Write transfer).
RAM to the lower/upper half of the SAM (Split read transfer), or from the lower/upper half
of SAM to the lower/upper half of RAM (Split write transfer).
256 ¥ 256 ¥ 16
256 ¥ 256 ¥ 16
Memory
Memory
AX8 = 0
Array
Array
Figure 1. RAM and SAM Configuration
SAM I/O Buffer
SDQ0 - 15
256 ¥ 256 ¥ 16
256 ¥ 256 ¥ 16
Memory
Memory
AX8 = 1
Array
Array
FEDS5416273-05
MSM5416273
35/41