hcts21ms Intersil Corporation, hcts21ms Datasheet

no-image

hcts21ms

Manufacturer Part Number
hcts21ms
Description
Radiation Hardened Dual 4-input And Gate
Manufacturer
Intersil Corporation
Datasheet
October 1995
CAUTION: These devices are sensitive to electrostatic discharge; follow proper IC Handling Procedures.
http://www.intersil.com
Features
• 3 Micron Radiation Hardened SOS CMOS
• Total Dose 200K RAD (Si)
• SEP Effective LET No Upsets: >100 MEV-cm
• Single Event Upset (SEU) Immunity < 2 x 10
• Dose Rate Survivability: >1 x 10
• Dose Rate Upset >10
• Latch-Up Free Under Any Conditions
• Military Temperature Range: -55
• Significant Power Reduction Compared to LSTTL ICs
• DC Operating Voltage Range: 4.5V to 5.5V
• LSTTL Input Compatibility
• Input Current Levels Ii
Description
The Intersil HCTS21MS is a Radiation Hardened Dual Input AND
Gate. A high on all inputs forces the output to a High state.
The HCTS21MS utilizes advanced CMOS/SOS technology to
achieve high-speed operation. This device is a member of radia-
tion hardened, high-speed, CMOS/SOS Logic Family.
The HCTS21MS is supplied in a 14 lead Ceramic flatpack
(K suffix) or a SBDIP Package (D suffix).
Ordering Information
HCTS21DMSR
HCTS21KMSR
HCTS21D/
Sample
HCTS21K/
Sample
HCTS21HMSR
(Typ)
- VIL = 0.8V Max
- VIH = VCC/2 Min
NUMBER
PART
|
TEMPERATURE
-55
-55
Copyright
o
o
RANGE
C to +125
C to +125
+25
+25
+25
10
o
o
o
©
C
C
C
RAD(Si)/s 20ns Pulse
Intersil Corporation 1999
5 A at VOL, VOH
o
o
C
C
Intersil Class
S Equivalent
Intersil Class
S Equivalent
Sample
Sample
Die
SCREENING
12
o
LEVEL
C to +125
RAD (Si)/s
o
-9
C
14 Lead SBDIP
14 Lead Ceramic
Flatpack
14 Lead SBDIP
14 Lead Ceramic
Flatpack
Die
2
/mg
Errors/Bit-Day
PACKAGE
1
Pinouts
Functional Diagram
NOTE: L = Logic Level Low, H = Logic level High, X = Don’t Care
14 LEAD CERAMIC METAL SEAL FLATPACK PACKAGE
(FLATPACK) MIL-STD-183S CDFP3-F14, LEAD FINISH C
HCTS21MS
GND
NC
A1
B1
C1
D1
Y1
An
Bn
Cn
Dn
An
H
L
X
X
X
MIL-STD-183S CDIP2-T14, LEAD FINISH C
14 LEAD CERAMIC DUAL-IN-LINE
METAL SEAL PACKAGE (SBDIP)
Bn
H
X
X
X
GND
L
NC
INPUTS
A1
B1
C1
D1
Y1
1
2
3
4
5
6
7
Dual 4-Input AND Gate
TRUTH TABLE
1
2
3
4
5
6
7
Cn
X
X
X
H
L
TOP VIEW
TOP VIEW
Radiation Hardened
Dn
X
X
X
H
L
Spec Number
14
13
12
11
10
9
8
File Number
14
13
12
10
11
9
8
VCC
D2
C2
NC
B2
A2
Y2
OUTPUTS
Yn
H
L
L
L
L
518618
3053.1
VCC
D2
C2
NC
B2
A2
Y2
Yn

Related parts for hcts21ms

hcts21ms Summary of contents

Page 1

... Input Current Levels VOL, VOH Description The Intersil HCTS21MS is a Radiation Hardened Dual Input AND Gate. A high on all inputs forces the output to a High state. The HCTS21MS utilizes advanced CMOS/SOS technology to achieve high-speed operation. This device is a member of radia- tion hardened, high-speed, CMOS/SOS Logic Family. The HCTS21MS is supplied lead Ceramic fl ...

Page 2

... VCC = 4.5V, VIH = 2.25V, Functional Test VIL = 0.8V (Note 2) NOTE: 1. All voltages reference to device GND. 2. For functional tests VO 4.0V is recognized as a logic “1”, and VO Specifications HCTS21MS Reliability Information Thermal Resistance SBDIP Package 10mA Ceramic Flatpack Package . . . . . . . . . . . 25mA Maximum Package Power Dissipation at +125 SBDIP Package ...

Page 3

... VCC = 4.5V TPLH VCC = 4.5V NOTES: 1. All voltages referenced to device GND measurements assume RL = 500 , CL = 50pF, Input 3ns, VIL = GND, VIH = 3V. 3. For functional tests VO 4.0V is recognized as a logic “1”, and VO Specifications HCTS21MS GROUP (NOTES SUB- CONDITIONS GROUPS TEMPERATURE 9 ...

Page 4

... Alternate Group A inspection in accordance with method 5005 of MIL-STD-883 may be exercised. 2. Table 5 parameters only. CONFORMANCE GROUPS METHOD Group E Subgroup 2 5005 NOTE: 1. Except FN test which will be performed 100% Go/No-Go. Specifications HCTS21MS GROUP B SUBGROUP DELTA LIMIT 5 5 -15 Hour TABLE 6. APPLICABLE SUBGROUPS METHOD GROUP A SUBGROUPS ...

Page 5

... Each pin except VCC and GND will have a resistor of 10K 2. Each pin except VCC and GND will have a resistor of 1K OPEN NOTE: Each pin except VCC and GND will have a resistor of 47K Group E, Subgroup 2, sample size is 4 dice/wafer 0 failures. Specifications HCTS21MS 1/2 VCC = 3V 0.5V VCC = ...

Page 6

... Variables Data (All Delta operations). Data is identified by serial number. Data header includes lot number and date of test. • The Certificate of Conformance is a part of the shipping invoice and is not part of the Data Book. The Certificate of Conformance is signed by an authorized Quality Representative. HCTS21MS 100% Interim Electrical Test 1 (T1) 100% Delta Calculation (T0-T1) 100% Static Burn-In 2, Condition hrs ...

Page 7

... AC Timing Diagrams VIH INPUT VS VIL TPLH VOH VS OUTPUT VOL TTLH VOH 80% 20% OUTPUT VOL AC VOLTAGE LEVELS PARAMETER HCTS VCC 4.50 VIH 3.00 VS 1.30 VIL 0 GND 0 HCTS21MS AC Load Circuit TPHL TTHL 80% 20% UNITS DUT TEST POINT 50pF RL = 500 Spec Number 518618 ...

Page 8

... Thickness: 13k 2.6k WORST CASE CURRENT DENSITY <2 A/cm BOND PAD SIZE: 100 m x 100 m 4 mils x 4 mils Metallization Mask Layout B1 (2) NC (3) C1 (4) D1 (5) HCTS21MS HCTS21MS A1 VCC D2 (1) (14) (13) (6) (7) (8) Y1 GND Y2 8 (12) C2 (11) NC (10) B2 (9) A2 518618 ...

Page 9

... For information regarding Intersil Corporation and its products, see web site http://www.intersil.com Sales Office Headquarters NORTH AMERICA Intersil Corporation P. O. Box 883, Mail Stop 53-204 Melbourne, FL 32902 TEL: (407) 727-9207 FAX: (407) 724-7240 HCTS21MS EUROPE Intersil SA Mercure Center 100, Rue de la Fusee 1130 Brussels, Belgium TEL: (32) 2.724.2111 FAX: (32) 2.724.22.05 ...

Related keywords