ppc405ex Applied Micro Circuits Corporation (AMCC), ppc405ex Datasheet - Page 13
ppc405ex
Manufacturer Part Number
ppc405ex
Description
Powerpc 405ex Embedded Processor
Manufacturer
Applied Micro Circuits Corporation (AMCC)
Datasheet
1.PPC405EX.pdf
(74 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
ppc405ex-NSA400T
Manufacturer:
AMCC
Quantity:
475
Company:
Part Number:
ppc405ex-NSC400T
Manufacturer:
AMCC
Quantity:
6 728
Company:
Part Number:
ppc405ex-NSD600T
Manufacturer:
AMCC/10
Quantity:
4 166
Company:
Part Number:
ppc405ex-SPC533T
Manufacturer:
AMCC
Quantity:
299
Company:
Part Number:
ppc405exR-CPC400T
Manufacturer:
IR
Quantity:
4 400
Part Number:
ppc405exR-NSD333T
Manufacturer:
MACOM
Quantity:
20 000
PPC405EX – PowerPC 405EX Embedded Processor
UART
The Universal Asynchronous Receiver/Transmitter (UART) interface provides four configurations:
The UART performs serial-to-parallel conversion on data received from a peripheral device or a modem, and
parallel-to-serial conversion on data received from the processor.
Features include:
AMCC Proprietary
• Secure Real-Time Protocol (sRTP) features
• Media Access Control Security (MACSec) features
• SGT L2 supported features:
• ICV generation and validation SGT L3 supported features
• IPsec/SSL security acceleration engine
• DES, 3DES, AES, ARC-4, AES-GCM, and GMAC-AES encryption/decryption
• MD-5, SHA-1, and SHA-256 hashing
• Public key acceleration for RSA, DSA and Diffie-Hellman
• Combined encryption-hash and hash-decryption with the AES-CCM algorithm.
• True or pseudo random number generators
• Interrupt controller
• DMA controller
• One 8-signal port
• Two 4-signal ports.
• Two 2-signal ports
• One 4-signal port and one 2-signal port
• Compatible with the16750
• All six software modem control functions (CTS, RTS, DSR, DTR, RI, DCD) on UART0
• Programmable auto flow (data flow controlled by RTS and CTS signals)
• Characters can be 5, 6, 7, or 8 bits
• Programmable start, stop, parity bit insertion
• Sixty-four byte FIFOs for buffering Tx and Rx data
• LIN sub-bus specification compliant - line break generation/detection and false start bit detection
• Programmable internal/external loopback capabilities
• Low Power and Sleep mode
– Packet transforms
– ROC removal and TAG insertion
– Variable bypass offset of header length per packet
– Cipher suite GCM-AES-128
– Header insertion and removal
– Integrity and confidentiality with MSDU
– GCM-AES with 128-bit key.
– Integrity only and with confidentiality of MSDU
– AES-GCM, AES-GMAC with 128, 192 and 256 bit key.
– Non-deterministic true random numbers
– Pseudo random numbers with lengths of 8B or 16B
– ANSI X9.17 Annex C compliant using a DES algorithm
– Fifteen programmable, maskable interrupts
– Initiate commands via an input interrupt
– Sixteen programmable interrupts indicating completion of certain operations
– All interrupts mapped to one level- or edge-sensitive programmable interrupt output
– Autonomous, 4-channel
– 1024-words (32 bits/word) per DMA transfer
– Scatter/gather capability with byte aligned addressing
– Byte reverse capability on SA and descriptors
Stream Cipher
Preliminary Data Sheet
Revision 1.21 - July 9, 2008
13