m393t1k66aza Samsung Semiconductor, Inc., m393t1k66aza Datasheet - Page 2

• Manufacturer Part Number: m393t1k66aza
• Description: 240pin Registered Module Based On 2gb A-die 72-bit Ecc
• Manufacturer: Samsung Semiconductor, Inc.

Table of Contents
1.0 DDR2 Registered DIMM Ordering Information ..........................................................................4
2.0 Features ........................................................................................................................................4
3.0 Address Configuration ................................................................................................................4
4.0 Pin Configurations (Front side/Back side) ................................................................................5
5.0 Pin Description ............................................................................................................................5
6.0 Input/Output Function Description ............................................................................................6
7.0 Functional Block Diagram : ........................................................................................................ 7
8.0 Absolute Maximum DC Ratings ..................................................................................................9
9.0 AC & DC Operating Conditions .................................................................................................. 9
10.0 IDD Specification Parameters Definition ...............................................................................11
11.0 Operating Current Table : .......................................................................................................12
12.0 Input/Output Capacitance .......................................................................................................14
13.0 Electrical Characteristics & AC Timing for DDR2-800/667 ...................................................14
14.0 Physical Dimensions : .............................................................................................................17
15.0 240 Pin DDR2 Registered DIMM Clock Topology .................................................................19
RDIMM
7.1 8GB, 1Gx72 Module - M393T1K66AZA
7.2 4GB, 512Mx72 Module - M393T5263AZA
9.1 Recommended DC Operating Conditions (SSTL - 1.8)
9.2 Operating Temperature Condition
9.3 Input DC Logic Level
9.4 Input AC Logic Level
9.5 AC Input Test Conditions
11.1 M393T1K66AZA
11.2 M393T1K66AZA - considering Register and PLL current value
11.3 M393T5263AZA
11.4 M393T5263AZA - considering Register and PLL current value
13.1 Refresh Parameters by Device Density
13.2 Speed Bins and CL, tRCD, tRP, tRC and tRAS for Corresponding Bin
13.3 Timing Parameters by Speed Grade
14.1 st.1Gbx4 based 1Gx72 Module (2 Ranks)
14.2 256Mx8 based 512Mx72 Module (2 Ranks)
.......................................................................................................................13
......................................................................................................................12
..................................................................................................................10
..................................................................................................................10
............................................................................................................10
................................................................................................10
..............................................................................................7
..........................................................................................15
.......................................................................................... 8
......................................................................................14
...................................................................................17
..................................................................................18
2 of 19
.......................................................................9
......................................................13
.....................................................12
...........................................14
Rev. 1.2 August 2008
DDR2 SDRAM
Update : Aug. 21 2008