k4s51153pf Samsung Semiconductor, Inc., k4s51153pf Datasheet - Page 8
![no-image](/images/no-image-200.jpg)
k4s51153pf
Manufacturer Part Number
k4s51153pf
Description
16bit Banks Mobile Sdram 54fbga
Manufacturer
Samsung Semiconductor, Inc.
Datasheet
1.K4S51153PF.pdf
(12 pages)
K4S51153PF - Y(P)F
AC CHARACTERISTICS
NOTES :
1. Parameters depend on programmed CAS latency.
2. If clock rising time is longer than 1ns, (tr/2-0.5)ns should be added to the parameter.
3. Assumed input rise and fall time (tr & tf) = 1ns.
CLK cycle time
CLK to valid output delay
Output data hold time
CLK high pulse width
CLK low pulse width
Input setup time
Input hold time
CLK to output in Low-Z
CLK to output in Hi-Z
If tr & tf is longer than 1ns, transient time compensation should be considered,
i.e., [(tr + tf)/2-1]ns should be added to the parameter.
Parameter
CAS latency=3
CAS latency=2
CAS latency=1
CAS latency=3
CAS latency=2
CAS latency=1
CAS latency=3
CAS latency=2
CAS latency=1
CAS latency=3
CAS latency=2
CAS latency=1
(AC operating conditions unless otherwise noted)
Symbol
t
t
t
t
t
t
t
t
t
t
t
t
t
SAC
SAC
SAC
t
t
SHZ
SLZ
CC
CC
CC
OH
OH
OH
CH
SS
SH
CL
Min
7.5
2.0
2.0
2.5
2.5
2.0
12
1
1
-
-
-75
1000
8
Max
6
9
6
9
-
-
Min
2.0
2.0
3.0
3.0
2.0
12
9
1
1
-
-
-90
1000
Max
7
9
7
9
-
-
Min
2.0
2.0
2.0
3.0
3.0
2.0
1.5
15
25
9
1
Mobile SDRAM
-1L
1000
Max
10
20
10
20
7
7
September 2004
Unit
ns
ns
ns
ns
ns
ns
ns
ns
ns
Note
1,2
1
2
3
3
3
3
2