s72ns256nd0-7k Meet Spansion Inc., s72ns256nd0-7k Datasheet - Page 10

• Manufacturer Part Number: s72ns256nd0-7k
• Description: Based Mcps
• Manufacturer: Meet Spansion Inc.

3
8
Input/Output Descriptions
A23 – A0
DQ15 – DQ0
F-CE#
F-OE#
F-WE#
F-V
F-V
F-V
F-RDY
F-CLK
F-AVD#
F-RST#
F-WP#
F-V
D-A11 – D-A0
D-DQ15 – D-DQ0 =
D-CLK
D-CE#
D-CKE
D-BA1 – BA0
D-RAS#
D-CAS#
D-DM1 – D-DM0
D-WE#
D-V
D-V
D-V
D-V
D-UDQS
D-LDQS
D-CLK#
RFU
NC
D-TEST
CC
CCQ
SS
PP
SS
SSQ
CCQ
CC
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
=
A d v a n c e
Flash Address inputs
Flash Data input/output
Flash Chip-enable input. Asynchronous relative to CLK for Burst
Mode
Flash Output Enable input. Asynchronous relative to CLK for Burst
mode.
Flash Write Enable input
Flash device power supply (1.7 V to 1.95 V)
Flash Input/Output Buffer power supply
Flash Ground
Flash ready output. Indicates the status of the Burst read. V
data invalid. V
Flash Clock. The first rising edge of CLK in conjunction with AVD#
low latches the address input and activates burst mode operation.
After the initial word is output, subsequent rising edges of CLK
increment the internal address counter. CLK should remain low
during asynchronous access.
Flash Address Valid input. Indicates to device that the valid address
is present on the address inputs. V
indicates valid address; for burst mode, causes starting address to
be latched on rising edge of CLK. V
inputs
Flash hardware reset input. V
reading array data
Flash hardware write protect input. V
erase functions in the four outermost sectors
Flash accelerated input. At V
automatically places device in unlock bypass mode. At V
all program and erase functions. Should be at V
conditions.
DRAM Address inputs.
DRAM Data input/output
DRAM System Clock
DRAM Chip Select
DRAM Clock Enable
DRAM Bank Select
DRAM Row Address Strobe
DRAM Column Address Strobe
DRAM Data Input/Output Mask
DRAM Write Enable input
DRAM Ground
DRAM Input/Output Buffer ground
DRAM Input/ Output Buffer power supply
DRAM device power supply
DRAM Upper Data Strobe, output with read data and input with
write data
DRAM Lower Data Strobe, output with read data and input with
write data
DDR Clock for negative edge of CLK
Reserved for Future Use
No Connect. Can be connected to ground or left floating.
Internal Test mode pin for DDR DRAM only. Do not apply any signal
on this pin. Can be connected to ground or left floating.
S72NS-N Based MCPs
OH
I n f o r m a t i o n
= data valid.
HH
IL
= device resets and returns to
, accelerates programming;
IL
IH
= device ignores address
IL
= for asynchronous mode,
S72NS128_256ND0_00_B1 November 9, 2005
= disables program and
IH
for all other
IL
, disables
OL
=