am49dl320bg Meet Spansion Inc., am49dl320bg Datasheet - Page 11
![no-image](/images/no-image-200.jpg)
am49dl320bg
Manufacturer Part Number
am49dl320bg
Description
32mbit 4m ? 8-bit/2m ? 16-bit Cmos And 32mbit 2m ? 16-bit Psuedo Static Ram With Page Mode Preliminary
Manufacturer
Meet Spansion Inc.
Datasheet
1.AM49DL320BG.pdf
(64 pages)
MCP DEVICE BUS OPERATIONS
This section describes the requirements and use of
the device bus operations, which are initiated through
the internal command register. The command register
itself does not occupy any addressable memory loca-
tion. The register is a latch used to store the com-
mands, along with the address and data information
Legend: L = Logic Low = V
SADD = Flash Sector Address, A
Notes:
1.
2. Do not apply CE#f = V
3. Don’t care or open LB#s or UB#s.
4. If WP#/ACC = V
10
Operation
(Notes 1, 2)
Read from
Flash
Write to Flash
Standby
Deep Power-down
Standby
Output Disable
Flash Hardware
Reset
Sector Protect
(Note 5)
Sector
Unprotect
(Note 5)
Temporary
Sector
Unprotect
Read from pSRAM
Write to pSRAM
Other operations except for those indicated in this column are
inhibited.
time.
= V
If WP#/ACC = V
40%.
IH
the boot sectors protection will be removed.
(Note 7)
(Note 8)
(Note 7)
(Note 8)
(Note 7)
(Note 8)
(Note 7)
(Note 8)
(Note 7)
(Note 8)
(Note 7)
(Note 8)
IL
ACC
, the boot sectors will be protected. If WP#/ACC
(9V), the program time will be reduced by
IL
IL
, CE1#s = V
V
V
, H = Logic High = V
CE#f
0.3 V
0.3 V
Table 1. Device Bus Operations—Flash Word Mode, CIOf = V
CC
CC
X
X
H
H
L
L
L
L
L
IN
= Address In, D
CE1#s
IL
H
H
H
H
H
H
H
H
H
H
H
H
H
H
L
L
L
and CE2s = V
CE2s
IH
H
H
H
H
H
H
H
H
H
H
L
L
L
L
L
L
L
, V
IN
ID
= Data In, D
P R E L I M I N A R Y
IH
= 11.5–12.5 V, V
OE# WE#
H
X
X
H
H
X
H
H
X
X
L
L
at the same
Am49DL320BG
H
X
X
H
H
X
X
H
L
L
L
L
OUT
SADD, A6 = H,
SADD, A6 = L,
A1 = H, A0 = L
A1 = H, A0 = L
= Data Out
HH
Address
= 9.0 ± 0.5 V, X = Don’t Care, SA = pSRAM Address Input, Byte Mode,
A
A
A
A
X
X
X
X
X
X
needed to execute the command. The contents of the
register serve as inputs to the internal state machine.
The state machine outputs dictate the function of the
device. Tables 1-2 lists the device bus operations, the
inputs and control levels they require, and the result-
ing output. The following subsections describe each of
these operations in further detail.
IN
IN
IN
IN
5. The sector protect and sector unprotect functions may also be
6. If WP#/ACC = V
7. Data will be retained in pSRAM.
8.
implemented via programming equipment. See the “Autoselect
Mode” section.
protected. If WP#/ACC = V
protection depends on whether they were last protected or
unprotected using the method described in “Autoselect Mode”. If
WP#/ACC = V
Data will be lost in pSRAM.
LB#s UB#s RESET#
X
X
X
X
X
X
X
X
X
X
H
H
L
L
L
L
HH,
X
X
X
X
X
X
X
X
X
X
H
H
L
L
L
L
IL
, the two outermost boot sectors remain
all sectors will be unprotected.
V
V
0.3 V
0.3 V
V
V
V
CC
CC
H
H
H
H
H
L
ID
ID
ID
IH
, the two outermost boot sector
WP#/ACC
(Note 4)
(Note 4)
(Note 6)
(Note 6)
IH
L/H
L/H
L/H
L/H
H
H
X
X
June 25, 2002
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
DQ7–
D
D
D
DQ0
D
D
D
D
D
D
OUT
OUT
OUT
IN
IN
IN
IN
IN
IN
DQ15–
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
High-Z
D
D
D
DQ8
D
D
D
OUT
OUT
OUT
X
X
IN
IN
IN