xrd9816acv Exar Corporation, xrd9816acv Datasheet - Page 20

• Manufacturer Part Number: xrd9816acv
• Description: 3-channel 14/16-bit Linear Ccd/cis Sensor Signal Processors
• Manufacturer: Exar Corporation

Maximum Capacitance (CDS Pixel Mode)
Limitation #1
Since the black level is clamped during each pixel
period the input bias current contributes an insignifi-
cant amount of droop during one pixel period. However,
pixel-pixel variations in the black level may appear as
errors . For a worst case gain of -10, 2V A/D FSR and
14-bit accuracy, one lsb of error corresponds to
12.5uV input-referred. Assuming 1mV of pixel-pixel
variation in the black level, the maximumcoupling
capacitor can be determined as a function of the
clamping period and internal clamp resistance.
where tpwb=clamp pulse width (BSAMP)
For typical values of tpwb=65ns, Rc=100 , Rs=50 ,
C
Limitation #2
The maximum input capacitance may also be limited
by the time allowed to charge the input capacitor to the
difference between the black level and clamp levels.
The capacitor value can be related to the number of
clamp pulses allowed before the capacitor voltage
settles to within the desired accuracy.
where tpwb = clamp pulse width (BSAMP)
MAX
XRD9814/9816
C
100pF.
C
Rs=Signal source-resistance
Rc=Clamp resistance
max
N = number of pixels allowed to settle
Rc = clamp resistance
Rs = signal source-resistance
Vr = black level
Vc = XRD9814/9816 clamp voltage
V = error voltage
max
Rev. 1.00
Rc
Rc
+
Rs
Rs
tpwb N
tpwb
ln
ln
12.5
Vr
1
mV
V
V
Vc
20
where tpwb = clamp pulse width (BSAMP)
Assuming that Vr=5V, Vc=4V, Ve=12.5uV, Rc=100 ,
Rs=500 , tpwb=65ns and N=10, the maximum allow-
able input capacitor is equal to 767pF.
If it is desired to settle within one line (L=1) for a given
capacitor value, the number of clamp pulses or the
clamp pulse-width must be increased using the above
equation.
Assuming that Vr=5V, Vc=4V, V =12.5uV, Rc=100 ,
Rs=50 , tpwb=65ns and N=10 the maximum allow-
able input capacitor is equal to 384pF. In this case the
input capacitance is limited by pixel-pixel changes in
the black level (first calculation).
Minimum Capacitance (CDS Pixel Mode)
The minimum coupling capacitance is limited by para-
sitic effects including pin and board capacitance. A
minimum value of 68pF is recommended.
Maximum Capacitance (CDS Line Mode)
Since the coupling capacitor is charged only at the
beginning of each line and not clamped at each pixel,
the pixel-pixel variation in the black level has no effect
on the capacitor size. The maximum size will be limited
by the number of clamp pulses, clamp pulse-width and
number of lines allowed to charge to a given accuracy.
C
max
N = number of pixels allowed to settle
Rc = clamp resistance
Rs = signal source-resistance
Vr = black level
Vc = XRD9814/9816 clamp voltage
V = error voltage
Rc Rs
N L tpwb
ln
Vr
V
Vc