am79q02 ETC-unknow, am79q02 Datasheet - Page 43
![no-image](/images/no-image-200.jpg)
am79q02
Manufacturer Part Number
am79q02
Description
Quad Subscriber Line Audio-processing Circuit Qslac Devices
Manufacturer
ETC-unknow
Datasheet
1.AM79Q02.pdf
(68 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
am79q021JC
Manufacturer:
AMD
Quantity:
12
Company:
Part Number:
am79q021JC
Manufacturer:
AMD
Quantity:
5 510
Part Number:
am79q021JC
Manufacturer:
AMD
Quantity:
20 000
Company:
Part Number:
am79q021VC
Manufacturer:
AMD
Quantity:
13 888
Company:
Part Number:
am79q02JC
Manufacturer:
ST
Quantity:
5 510
16, 17. Read Real-Time Data Register
18, 19. Write/Read AISN and Analog Gains
(4D/4Fh)
C = 0: Do not clear interrupt
C = 1: Clear interrupt
This register writes/reads real-time data with or without clearing the interrupt.
(50/51h)
R/W = 0: Write
R/W = 1: Read
Real Time Data
This command does not depend on the state of the Channel Enable Register.
RSVD
Transmit Analog Gain
Receive Analog Loss
AISN coefficient
* Power Up and Hardware Reset (
Command
Output Data
Command
I/O Data
CDA1
CDB1
CDA2
CDB2
CDA3
CDB3
CDA4
CDB4
Reserved for future use. Always write as 0, but 0 is not guaranteed when read.
AX = 0*
AX = 1
AR = 0*
AR = 1
AISN = 0* – 31
The Impedance Scaling Network (AISN) gain can be varied from –0.9375 to 0.9375
in multiples of 0.0625. The gain coefficient is decoded using the following equation:
where h
Loopback mode and a value of AISN = 0000* indicates a gain of 0 (cutoff).
h
AISN
=
AISN
0.0625
is the gain of the AISN. A value of AISN = 10000 turns on the Full Digital
[
(
16 AISN4
SLAC Products
Debounced data bit 1 on Channel 1
Data bit 2 or multiplexed data bit 1 on Channel 1
Debounced data bit 1 on Channel 2
Data bit 2 or multiplexed data bit 1 on Channel 2
Debounced data bit 1 on Channel 3
Data bit 2 or multiplexed data bit 1 on Channel 3
Debounced data bit 1 on Channel 4
Data bit 2 or multiplexed data bit 1 on Channel 4
0 dB gain
6.02 dB gain
0 dB loss
6.02 dB loss
See below (Default value = 0)
CDB4
RSVD
•
D
0
D
0
7
7
RST
) Value = 00h.
CDA4
+
D
AX
1
D
8 AISN3
1
6
6
•
CDB3
D
AR
0
D
0
5
5
+
4 AISN2
CDA3
AISN4
•
D
D
0
1
4
4
CDB2
AISN3
+
D
D
1
0
3
2 AISN1
3
•
CDA2
AISN2
D
D
1
0
2
2
MPI Command
MPI Command
+
AISN0
CDB1
AISN1
D
D
C
0
1
1
) 16
–
CDA1
AISN0
R/W
D
D
1
0
0
43
]