zl50064 Zarlink Semiconductor, zl50064 Datasheet - Page 33

no-image

zl50064

Manufacturer Part Number
zl50064
Description
16 K Channel Digital Switch With High Jitter Tolerance, Single Rate 2, 4, 8 Or 16 Mbps And 64 Input And 64 Output Streams
Manufacturer
Zarlink Semiconductor
Datasheet
10.2.2
10.2.2.1
The Boundary-Scan register consists of a series of Boundary-Scan cells arranged to form a scan path around the
boundary of the ZL50062/64 core logic.
10.2.2.2
The Bypass register is a single stage shift register to provide a one-bit path from TDi to TDo.
10.2.2.3
The JTAG device ID for the ZL50062/64 is 0C38E14B
Version, Bits <31:28>:0000
Part No., Bits <27:12>:1100 0011 1000 1110
Manufacturer ID, Bits <11:1>:0001 0100 101
Header, Bit <0> (LSB):1
10.3
A Boundary Scan Description Language (BSDL) file is available from Zarlink Semiconductor to aid in the use of the
IEEE 1149.1 test interface.
11.0
When the most significant bit, A14, of the address bus is set to ’1’, the microprocessor performs an access to one of
the device’s internal memories. The Control Register bits MS[2:0] indicate which memory (Local Connection, Local
Data, Backplane Connection, or Backplane Data) is being accessed. Address bits A0-A13 indicate which location
within the particular memory is being accessed.
The device contains two data memory blocks, one for received Backplane data and one for received Local data. For
all data rates, the received data is converted to parallel format by internal serial-to-parallel converters and stored
sequentially in the relevant data memory.
Address Bit
A13-A9
A8-A0
A14
Boundary Scan Description Language (BSDL) File
Memory Address Mappings
Test Data Registers
The Device Identification Register
The Boundary-Scan Register
The Bypass Register
Table 7 - Address Map for Data and Connection Memory Locations (A14 = 1)
Selects memory or register access (0 = register, 1 = memory).
Note that which memory (Local Connection, Local Data, Backplane Connection, Backplane
Data) is accessed depends on the MS[2:0] bits in the Control Register.
Stream address (0 - 31)
Streams 0 to 31 are used
Channel address (0 - 511)
Channels 0 to 31 are used when serial stream is at 2.048Mbps
Channels 0 to 63 are used when serial stream is at 4.096Mbps
Channels 0 to 127 are used when serial stream is at 8.192Mbps
Channels 0 to 255 are used when serial stream is at 16.384Mbps
Zarlink Semiconductor Inc.
ZL50062/4
H
.
33
Description
Data Sheet

Related parts for zl50064