ml7050la Oki Semiconductor, ml7050la Datasheet
![no-image](/images/no-image-200.jpg)
ml7050la
Related parts for ml7050la
ml7050la Summary of contents
Page 1
... Oki’s Bluetooth LSI family includes baseband LSI (ML70511LA), System Development Kit (BT-SDK), firmware and software (BTS Pack1/2/3). Together, the RF LSI (ML7050LA) and baseband (ML70511LA) devices form a complete hardware solution optimized for low system cost, small form factor, and reduced power consumption Bluetooth applications ...
Page 2
... Ta = 25° STG In-Band - Out-of-Band Conditions Min 2 –20 2/16 FEDL7050LA-02 ML7050LA LPF_C DEMOD RXD (SW Control) TX_POW RX_POW PLL_POW PLL_CLK PLL_DATA PLL_LE PLL_OFF Gaussian TXD Filter GND_D Vdd_D Rating Unit –0.3 to 4.5 V –0 +0 0.5 W –55 to +150 ° ...
Page 3
... Includes ANT BPF loss, Note 1 30 MHz to 1 GHz 1 GHz to 12.75 GHz - 2.4 to 2.5 GHz, RF initial accuracy (static) -75 -25 -40 -40 over temp 0.28 ±500 kHz Offset = 2 MHz Offset > 3 MHz 3/16 FEDL7050LA-02 ML7050LA (V = 3.0V +55°C) DD Typ. Max. Unit V +0 0.4 V 3.6 V 0.8 V 12.13, - MHz ...
Page 4
... Output VSWR Z RF Output impedance OUT PLL — Phase noise — PLL lock-up time 30 MHz to 1 GHz 1 GHz to 12.75 GHz 1.8 GHz to 1.9 GHz 5.15 GHz to 5.3 GHz - SW out @550 kHz @2 MHz - 4/16 FEDL7050LA-02 ML7050LA –36 dBm –30 dBm –47 dBm –47 dBm 2 –103 dBc/Hz –120 dBc/Hz - 150 s ...
Page 5
... Test3 Test4 IRM IRM_LO RX_POW Gnd Gnd TX_POW PLL_ MCLK GND Test9 CLK PLL_ PLL_LE RXD Vdd_D DATA TOP VIEW 5/16 FEDL7050LA-02 ML7050LA 7 8 PLL_ TXD POW Test1 Test2 Lim_C1 Lim_C2 Gnd Tune_C Vdd_IF Test6 Gnd LPF_C PLL_ Gnd_D OFF Test10 Vdd_IF ...
Page 6
... Master clock (12MHz, 13MHz or 16MHz) - CMOS level Test pins - Connect to GND No connect - Open No connect - Open Test pins - Connect to GND No connect - Open No connect - Open Power supply (V )- Digital; 3.0V+/-0.3V (from regulated voltage source) DD Common Ground - Digital Power supply ( Analog; 3.0V+/-0.3V DD (from regulated voltage source) Common ground (GND) - Analog 6/16 FEDL7050LA-02 ML7050LA ...
Page 7
... PLL Power ON : ‘Low’ PLL Power OFF :’ High’ Transmitter (TX) power supply control switch (transmit) : ‘Low ‘ TX OFF(receive) : ‘High’ Receiver (RX) power supply control switch (receive) : ‘Low’ RX OFF (transmit) : ‘High’ Transmit PLL Standby 7/16 FEDL7050LA-02 ML7050LA ...
Page 8
... The circuit is subject to change according to the specific board design. Please contact Oki Electric Industry Co., Ltd. for detailed information. The ML7050LA provides a low bill-of-material (BOM) Bluetooth solution by minimizing external components. The design incorporates numerous internal tuning circuits using Gm-C and other leading-edge technologies to reliably control phase lock loop (PLL), VCO, amplifiers, modulator, and demodulator circuits ...
Page 9
... Amplifies the signal converted into the intermediate frequency specific amplitude. Demodulator (DEMOD): The received signal is demodulated using the delay detector circuit. Filter tuning (Gm-C Tuning): The reference clock is compared with the oscillator frequency inside the tuning circuit, and the frequency characteristics of the Gm-C filter is adjusted automatically. 9/16 FEDL7050LA-02 ML7050LA ...
Page 10
... Oki Semiconductor PLL METHODOLOGY Reference crystal oscillator Phase Programmable Frequency Divider Detector Programmable Data Clock LE Charge pump LC And Tank Loop VCO Filter Pre- Counter scaler Swallow Counter 10/16 FEDL7050LA-02 ML7050LA To Mixer To Switch PA Buffer ...
Page 11
... 11/16 FEDL7050LA-02 ML7050LA 33) A(Bin ...
Page 12
... FEDL7050LA-02 ML7050LA ...
Page 13
... When CTL is "L", the input data is handed over to the programmable and swallow counter register. Note: Start data input from the MSB CTL Programmable counter and swallow counter setting duration 13/16 FEDL7050LA-02 ML7050LA LSB ...
Page 14
... IC controls the ML7050LA frequency selection, tuning characteristics, and control functions through writing to internal registers. ML7050LA can then read-back the register information to ML70511LA insuring proper modes of operation. The communication between the devices occurs on Oki’s proprietary, low pin count serial interface. The connection between a host controller or processor and the baseband device is implemented via USB (version 1 ...
Page 15
... Oki Semiconductor PACKAGE DIMENSIONS (48-PIN BGA) 0.70 REF 0.50 TYP 0.70 REF 0.80 NON ACUMULATIVE 7.0 Index Mark 0.40 REF 15/16 FEDL7050LA-02 ML7050LA (Unit: mm) 7.0 1.41 TYP ...
Page 16
... The purchaser assumes the responsibility of determining the legality of export of these products and will take appropriate and necessary steps at their own expense for these part of the contents contained herein may be reprinted or reproduced without our prior permission. Copyright 2001 Oki Electric Industry Co., Ltd. 16/16 FEDL7050LA-02 ML7050LA ...