ak4122 AKM Semiconductor, Inc., ak4122 Datasheet - Page 11

no-image

ak4122

Manufacturer Part Number
ak4122
Description
24-bit 96khz Src With Dir
Manufacturer
AKM Semiconductor, Inc.
Datasheet
ASAHI KASEI
Parameter
Control Interface Timing
Reset Timing
Note 11. BICK rising edge must not occur at the same time as LRCK edge.
Note 12. In case of using INT2. When INT2 is not used, the max value is not limited.
Note 13. The AK4122 can be reset by bringing the PDN pin = “L”.
MS0267-E-03
CCLK Period
CCLK Pulse Width Low
CDTI Setup Time
CDTI Hold Time
CSN “H” Time
CSN “↓” to CCLK “↑”
CCLK “↑” to CSN “↑”
CDTO Delay
CSN “↑” to CDTO Hi-Z
PDN Pulse Width
Output for PORT3 (Slave mode)
BICK Period
BICK Pulse Width Low
LRCK Edge to BICK “↑”
BICK “↑” to LRCK Edge
LRCK to SDTO (MSB) (Except I
BICK “↓” to SDTO
Output for PORT2 (Master mode)
BICK2 Frequency
BICK2 Duty
BICK2 “↓” to LRCK2
BICK2 “↓” to SDTIO
Output for PORT3 (Master mode)
BICK Frequency
BICK Duty
BICK “↓” to LRCK
BICK “↓” to SDTO
Pulse Width High
Pulse Width High
2
(Note 13)
S mode)
(Note 11)
(Note 11)
(Note 12)
Symbol
tMBLR
tMBLR
tBCKL
tBCKH
tCCKL
tCCKH
dBCK
dBCK
tBCK
fBCK
fBCK
tCCK
tCDH
tCSW
tDCD
tLRB
tBLR
tBSD
tBSD
tBSD
tCDS
tCSH
tCCZ
tLRS
tCSS
tPD
- 11 -
1/64fs
min
−20
−20
−20
−20
200
150
150
65
65
30
30
80
80
40
40
50
50
64fs
64fs
typ
50
50
1000
max
30
30
20
30
20
30
45
70
[AK4122]
Units
2004/08
Hz
Hz
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
%
%

Related parts for ak4122