ak4566vn AKM Semiconductor, Inc., ak4566vn Datasheet - Page 30

no-image

ak4566vn

Manufacturer Part Number
ak4566vn
Description
20bit Stereo Codec With Built-in Ipga & Hp-amp
Manufacturer
AKM Semiconductor, Inc.
Datasheet
ASAHI KASEI
REV 0.5
Addr
02H
WTM1-0: ALC Recovery Waiting Period (Table 7)
ZTM1-0: ALC Zero Crossing Timeout Period (Table 8)
LTM1-0: ALC limiter operation period (Table 6)
Register Name
Timer Select
WTM1
LTM1
ZTM1
Default
When zero crossing is disabled (ZELMN = “1”), the IPGA value is changed immediately by ALC limiter
operation. When the IPGA value is changed continuously, the change is done by the period specified by
LTM1-0 bits. Default: “00”.
WTM1-0 bits set a period of recovery operation when any limiter operation does not occur during ALC
operation. Default: “00”.
When IPGA output detects zero crossing or timeout, the IPGA value is changed by P WRITE operation,
ALC recovery operation, or ALC limiter operation. Default: “00”.
0
0
1
1
0
0
1
1
0
0
1
1
Table 6. ALC Limiter Operation Period at zero crossing disable (ZELMN bit= “1”)
WTM0
LTM0
ZTM0
0
1
0
1
0
1
0
1
0
1
0
1
Table 7. ALC Recovery Operation Waiting Period
1024/fs
1024/fs
D7
128/fs
256/fs
512/fs
128/fs
256/fs
512/fs
0.5/fs
0
0
1/fs
2/fs
4/fs
Table 8. Zero Crossing Timeout Period
AKM CONFIDENTIAL
D6
0
0
ALC Recovery Operation Waiting Period
128ms
128ms
125 s
250 s
500 s
8kHz
8kHz
8kHz
16ms
32ms
64ms
16ms
32ms
64ms
63 s
ALC Limiter Operation Period
Zero Crossing Timeout Period
ZTM1
- 30 -
D5
0
ZTM0
16kHz
16kHz
16kHz
125 s
250 s
16ms
32ms
64ms
16ms
32ms
64ms
31 s
63 s
8ms
8ms
D4
0
WTM1
D3
0
44.1kHz
44.1kHz
44.1kHz
11.6ms
23.2ms
11.6ms
23.2ms
2.9ms
5.8ms
2.9ms
5.8ms
11 s
23 s
45 s
91 s
WTM0
D2
0
Default
Default
Default
LTM1
D1
0
[AK4566]
LTM0
2002/2
D0
0

Related parts for ak4566vn